JP2014160500A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014160500A5 JP2014160500A5 JP2014092408A JP2014092408A JP2014160500A5 JP 2014160500 A5 JP2014160500 A5 JP 2014160500A5 JP 2014092408 A JP2014092408 A JP 2014092408A JP 2014092408 A JP2014092408 A JP 2014092408A JP 2014160500 A5 JP2014160500 A5 JP 2014160500A5
- Authority
- JP
- Japan
- Prior art keywords
- value
- shift
- xor
- processor
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005096 rolling process Methods 0.000 claims 1
- 238000000034 method Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 4
- 239000000872 buffer Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 101100285899 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SSE2 gene Proteins 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/653,704 US9747105B2 (en) | 2009-12-17 | 2009-12-17 | Method and apparatus for performing a shift and exclusive or operation in a single instruction |
| US12/653,704 | 2009-12-17 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012516393A Division JP5567668B2 (ja) | 2009-12-17 | 2010-10-29 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015088424A Division JP6126162B2 (ja) | 2009-12-17 | 2015-04-23 | 単一命令でシフト・アンド・排他的論理和演算を行う方法および装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014160500A JP2014160500A (ja) | 2014-09-04 |
| JP2014160500A5 true JP2014160500A5 (enExample) | 2015-09-24 |
| JP5941493B2 JP5941493B2 (ja) | 2016-06-29 |
Family
ID=44152595
Family Applications (5)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012516393A Active JP5567668B2 (ja) | 2009-12-17 | 2010-10-29 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
| JP2014092408A Active JP5941493B2 (ja) | 2009-12-17 | 2014-04-28 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
| JP2014126121A Active JP5941498B2 (ja) | 2009-12-17 | 2014-06-19 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
| JP2015088424A Active JP6126162B2 (ja) | 2009-12-17 | 2015-04-23 | 単一命令でシフト・アンド・排他的論理和演算を行う方法および装置 |
| JP2017076187A Active JP6615819B2 (ja) | 2009-12-17 | 2017-04-06 | 単一命令でシフト・アンド・排他的論理和演算を行うシステム |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012516393A Active JP5567668B2 (ja) | 2009-12-17 | 2010-10-29 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
Family Applications After (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014126121A Active JP5941498B2 (ja) | 2009-12-17 | 2014-06-19 | 単一命令でシフトおよび排他的論理和演算を行う方法および装置 |
| JP2015088424A Active JP6126162B2 (ja) | 2009-12-17 | 2015-04-23 | 単一命令でシフト・アンド・排他的論理和演算を行う方法および装置 |
| JP2017076187A Active JP6615819B2 (ja) | 2009-12-17 | 2017-04-06 | 単一命令でシフト・アンド・排他的論理和演算を行うシステム |
Country Status (8)
| Country | Link |
|---|---|
| US (5) | US9747105B2 (enExample) |
| JP (5) | JP5567668B2 (enExample) |
| KR (1) | KR101411064B1 (enExample) |
| CN (7) | CN104699457B (enExample) |
| DE (1) | DE112010004887B4 (enExample) |
| GB (2) | GB2552117B (enExample) |
| TW (5) | TWI562067B (enExample) |
| WO (1) | WO2011084214A2 (enExample) |
Families Citing this family (39)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4930251B2 (ja) * | 2007-07-31 | 2012-05-16 | 富士通セミコンダクター株式会社 | 誤り訂正装置及びデスクランブル回路 |
| US8515052B2 (en) | 2007-12-17 | 2013-08-20 | Wai Wu | Parallel signal processing system and method |
| US9747105B2 (en) * | 2009-12-17 | 2017-08-29 | Intel Corporation | Method and apparatus for performing a shift and exclusive or operation in a single instruction |
| WO2013081588A1 (en) * | 2011-11-30 | 2013-06-06 | Intel Corporation | Instruction and logic to provide vector horizontal compare functionality |
| US10318291B2 (en) | 2011-11-30 | 2019-06-11 | Intel Corporation | Providing vector horizontal compare functionality within a vector register |
| CN106445469B (zh) * | 2011-12-22 | 2019-03-08 | 英特尔公司 | 处理器、机器可读存储介质和计算机实现的系统 |
| CN116414459A (zh) | 2011-12-23 | 2023-07-11 | 英特尔公司 | 在不同的粒度水平下对数据值进行广播和掩码的指令执行 |
| CN104185837B (zh) | 2011-12-23 | 2017-10-13 | 英特尔公司 | 在不同的粒度等级下广播数据值的指令执行单元 |
| EP2798804A4 (en) * | 2011-12-26 | 2015-09-23 | Intel Corp | COMMUNICATION BETWEEN COPROCESSORS WITH DIRECT CONNECTION SYNCHRONIZATION |
| EP2798454A4 (en) | 2011-12-30 | 2016-08-17 | Intel Corp | VARIABLE SIMD DISPLACEMENT AND ROTATION USING A CONTROL PANELULATION |
| US9128698B2 (en) * | 2012-09-28 | 2015-09-08 | Intel Corporation | Systems, apparatuses, and methods for performing rotate and XOR in response to a single instruction |
| JP6219631B2 (ja) * | 2013-07-29 | 2017-10-25 | 学校法人明星学苑 | 論理演算装置 |
| EP3001307B1 (en) * | 2014-09-25 | 2019-11-13 | Intel Corporation | Bit shuffle processors, methods, systems, and instructions |
| US10001995B2 (en) * | 2015-06-02 | 2018-06-19 | Intel Corporation | Packed data alignment plus compute instructions, processors, methods, and systems |
| US10423411B2 (en) | 2015-09-26 | 2019-09-24 | Intel Corporation | Data element comparison processors, methods, systems, and instructions |
| US9916159B2 (en) * | 2016-01-14 | 2018-03-13 | International Business Machines Corporation | Programmable linear feedback shift register |
| CN107534445B (zh) * | 2016-04-19 | 2020-03-10 | 华为技术有限公司 | 用于分割哈希值计算的向量处理 |
| US10275243B2 (en) * | 2016-07-02 | 2019-04-30 | Intel Corporation | Interruptible and restartable matrix multiplication instructions, processors, methods, and systems |
| CN108141225B (zh) * | 2016-07-14 | 2020-10-27 | 华为技术有限公司 | 使用simd引擎的通用数据压缩 |
| US10606587B2 (en) | 2016-08-24 | 2020-03-31 | Micron Technology, Inc. | Apparatus and methods related to microcode instructions indicating instruction types |
| US20180121202A1 (en) * | 2016-11-02 | 2018-05-03 | Intel Corporation | Simd channel utilization under divergent control flow |
| CN107145334B (zh) * | 2017-04-26 | 2020-10-09 | 龙芯中科技术有限公司 | 常量获取方法、装置、处理器及计算机可读存储介质 |
| US10698685B2 (en) * | 2017-05-03 | 2020-06-30 | Intel Corporation | Instructions for dual destination type conversion, mixed precision accumulation, and mixed precision atomic memory operations |
| EP3619810A4 (en) * | 2017-07-31 | 2020-12-23 | Hewlett-Packard Development Company, L.P. | XOR PROCESSING OF VOXELS OF THREE-DIMENSIONAL MODELS |
| CN107612684B (zh) * | 2017-10-20 | 2020-09-15 | 中博龙辉装备集团股份有限公司 | 基于国产化处理器平台专有指令集的数据对称加密方法 |
| CN110058884B (zh) * | 2019-03-15 | 2021-06-01 | 佛山市顺德区中山大学研究院 | 用于计算型存储指令集运算的优化方法、系统及存储介质 |
| CN109976705B (zh) * | 2019-03-20 | 2020-06-02 | 上海燧原智能科技有限公司 | 浮点格式数据处理装置、数据处理设备及数据处理方法 |
| CN110221807B (zh) * | 2019-06-06 | 2021-08-03 | 龙芯中科(合肥)技术有限公司 | 数据移位方法、装置、设备及计算机可读存储介质 |
| US11467834B2 (en) | 2020-04-01 | 2022-10-11 | Samsung Electronics Co., Ltd. | In-memory computing with cache coherent protocol |
| US11269631B2 (en) | 2020-07-29 | 2022-03-08 | Ghost Locomotion Inc. | Extending fused multiply-add instructions |
| US12393422B2 (en) * | 2021-06-26 | 2025-08-19 | Intel Corporation | Apparatus and method for vector packed signed/unsigned shift, round, and saturate |
| US12204903B2 (en) | 2021-06-26 | 2025-01-21 | Intel Corporation | Dual sum of quadword 16×16 multiply and accumulate |
| US20230129750A1 (en) * | 2021-10-27 | 2023-04-27 | International Business Machines Corporation | Performing a floating-point multiply-add operation in a computer implemented environment |
| CN114296798B (zh) * | 2021-12-10 | 2024-08-13 | 龙芯中科技术股份有限公司 | 向量移位方法、处理器及电子设备 |
| US12197921B2 (en) * | 2022-12-22 | 2025-01-14 | Intel Corporation | Accelerating eight-way parallel Keccak execution |
| CN116055278B (zh) * | 2022-12-30 | 2024-10-18 | 中国科学院计算技术研究所 | 一种基于可配置非标准浮点数据的5g通信内接收机 |
| US12086596B2 (en) * | 2023-02-06 | 2024-09-10 | Intel Corporation | Instructions for accelerating Keccak execution in a processor |
| US12436771B2 (en) | 2023-12-29 | 2025-10-07 | Qualcomm Incorporated | Performing fused shift and logical operations in processor-based devices |
| US12461675B1 (en) * | 2024-06-24 | 2025-11-04 | Hewlett Packard Enterprise Development Lp | Comparison of a fingerprint generated for a realigned data page that begins at a non-zero value portion to a plurality of fingerprints of a deduplication storage system |
Family Cites Families (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3781819A (en) * | 1971-10-08 | 1973-12-25 | Ibm | Shift unit for variable data widths |
| JPS53147593A (en) | 1977-05-27 | 1978-12-22 | Hitachi Ltd | Oxygen density measuring device |
| US4356549A (en) * | 1980-04-02 | 1982-10-26 | Control Data Corporation | System page table apparatus |
| US4467444A (en) | 1980-08-01 | 1984-08-21 | Advanced Micro Devices, Inc. | Processor unit for microcomputer systems |
| JPS6491228A (en) * | 1987-09-30 | 1989-04-10 | Takeshi Sakamura | Data processor |
| US5504914A (en) * | 1993-06-23 | 1996-04-02 | National Science Council | Multi-level instruction boosting method using plurality of ordinary registers forming plurality of conjugate register pairs that are shadow registers to each other with different only in MSB |
| US5559730A (en) * | 1994-02-18 | 1996-09-24 | Matsushita Electric Industrial Co., Ltd. | Shift operation unit and shift operation method |
| JPH08137666A (ja) | 1994-11-14 | 1996-05-31 | Matsushita Electric Ind Co Ltd | 演算装置およびその演算方法 |
| ZA9510127B (en) | 1994-12-01 | 1996-06-06 | Intel Corp | Novel processor having shift operations |
| BR9509845A (pt) | 1994-12-02 | 1997-12-30 | Intel Corp | Microprocessador com operação de compactação de elementos de operação compósitos |
| WO1997002546A1 (en) * | 1995-07-03 | 1997-01-23 | Tsuneo Ikedo | Computer graphics circuit |
| CN1264085C (zh) | 1995-08-31 | 2006-07-12 | 英特尔公司 | 一种用于执行多媒体应用的操作的装置、系统和方法 |
| JPH09115298A (ja) * | 1995-10-19 | 1997-05-02 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPH1040078A (ja) | 1996-07-24 | 1998-02-13 | Hitachi Ltd | 先行０、１数予測回路、浮動小数点演算装置、マイクロプロセッサおよび情報処理装置 |
| TW325552B (en) | 1996-09-23 | 1998-01-21 | Advanced Risc Mach Ltd | Data processing condition code flags |
| US6009451A (en) * | 1996-11-22 | 1999-12-28 | Lucent Technologies Inc. | Method for generating barrel shifter result flags directly from input data |
| US5896406A (en) | 1997-03-31 | 1999-04-20 | Adaptec, Inc. | Shift register-based XOR accumulator engine for generating parity in a data processing system |
| GB9707861D0 (en) | 1997-04-18 | 1997-06-04 | Certicom Corp | Arithmetic processor |
| US5917914A (en) | 1997-04-24 | 1999-06-29 | Cirrus Logic, Inc. | DVD data descrambler for host interface and MPEG interface |
| US6134597A (en) | 1997-05-28 | 2000-10-17 | International Business Machines Corporation | CRC hash compressed server object identifier |
| US5909520A (en) | 1997-08-25 | 1999-06-01 | The United States Of America As Represented By The Secretary Of The Navy | Noise coding processor |
| US6223320B1 (en) | 1998-02-10 | 2001-04-24 | International Business Machines Corporation | Efficient CRC generation utilizing parallel table lookup operations |
| JP2001142694A (ja) * | 1999-10-01 | 2001-05-25 | Hitachi Ltd | データフィールドのエンコード方法、情報フィールドの拡張方法、及び、コンピュータシステム |
| US6539467B1 (en) | 1999-11-15 | 2003-03-25 | Texas Instruments Incorporated | Microprocessor with non-aligned memory access |
| US6889319B1 (en) | 1999-12-09 | 2005-05-03 | Intel Corporation | Method and apparatus for entering and exiting multiple threads within a multithreaded processor |
| US7046802B2 (en) | 2000-10-12 | 2006-05-16 | Rogaway Phillip W | Method and apparatus for facilitating efficient authenticated encryption |
| US6810398B2 (en) | 2000-11-06 | 2004-10-26 | Avamar Technologies, Inc. | System and method for unorchestrated determination of data sequences using sticky byte factoring to determine breakpoints in digital sequences |
| EP1334566A1 (en) | 2000-11-15 | 2003-08-13 | Advanced Communications Technologies (Australia) Pty. Ltd. | A method of updating a shift register |
| TWI261968B (en) | 2001-09-13 | 2006-09-11 | Macronix Int Co Ltd | Shifting apparatus for bit-shifting manipulation in a digital processor device |
| DE10201441A1 (de) | 2002-01-16 | 2003-08-14 | Infineon Technologies Ag | Schiebevorrichtung und Verfahren zum Verschieben |
| US7114116B2 (en) | 2002-09-13 | 2006-09-26 | Sun Microsystems, Inc. | Accelerated Galois data integrity crosscheck system and method |
| JP4084801B2 (ja) * | 2002-10-11 | 2008-04-30 | 富士通株式会社 | Ｐｎ符号発生器、ｇｏｌｄ符号発生器、ｐｎ符号逆拡散器、ｐｎ符号発生方法、ｇｏｌｄ符号発生方法、ｐｎ符号逆拡散方法、及びコンピュータプログラム |
| JP4057876B2 (ja) | 2002-10-11 | 2008-03-05 | フリースケール セミコンダクター インコーポレイテッド | ガロア体掛け算器の制御方法 |
| US7395294B1 (en) * | 2003-01-10 | 2008-07-01 | Altera Corporation | Arithmetic logic unit |
| JP4228728B2 (ja) | 2003-03-06 | 2009-02-25 | 日立工機株式会社 | 遠心分離機及び遠心分離機用スイングロ−タ |
| US7539714B2 (en) | 2003-06-30 | 2009-05-26 | Intel Corporation | Method, apparatus, and instruction for performing a sign operation that multiplies |
| KR100960095B1 (ko) | 2003-10-23 | 2010-05-31 | 마이크로칩 테크놀로지 인코포레이티드 | 마이크로컨트롤러 명령어 셋트 |
| GB2411975B (en) | 2003-12-09 | 2006-10-04 | Advanced Risc Mach Ltd | Data processing apparatus and method for performing arithmetic operations in SIMD data processing |
| JP3845636B2 (ja) * | 2004-01-21 | 2006-11-15 | 株式会社東芝 | 関数近似値の演算器 |
| JP4418713B2 (ja) | 2004-06-11 | 2010-02-24 | キヤノン株式会社 | 乱数発生方法及び乱数発生装置 |
| US7653674B2 (en) * | 2004-10-07 | 2010-01-26 | Infoprint Solutions Company Llc | Parallel operations on multiple signed elements in a register |
| US8209366B2 (en) * | 2005-02-28 | 2012-06-26 | Hitachi Global Storage Technologies Netherlands B.V. | Method, apparatus and program storage device that provides a shift process with saturation for digital signal processor operations |
| US8195922B2 (en) | 2005-03-18 | 2012-06-05 | Marvell World Trade, Ltd. | System for dynamically allocating processing time to multiple threads |
| US7590930B2 (en) | 2005-05-24 | 2009-09-15 | Intel Corporation | Instructions for performing modulo-2 multiplication and bit reflection |
| US8253751B2 (en) | 2005-06-30 | 2012-08-28 | Intel Corporation | Memory controller interface for micro-tiled memory access |
| JP2007174312A (ja) * | 2005-12-22 | 2007-07-05 | Sanyo Electric Co Ltd | 符号化回路およびデジタル信号処理回路 |
| CN100495322C (zh) | 2006-05-18 | 2009-06-03 | 中国科学院计算技术研究所 | 对预处理微指令发生异常多层嵌套进行处理的设备及方法 |
| US7941435B2 (en) | 2006-08-01 | 2011-05-10 | Cisco Technology, Inc. | Substring search algorithm optimized for hardware acceleration |
| US20080071851A1 (en) | 2006-09-20 | 2008-03-20 | Ronen Zohar | Instruction and logic for performing a dot-product operation |
| US20080077772A1 (en) | 2006-09-22 | 2008-03-27 | Ronen Zohar | Method and apparatus for performing select operations |
| US9069547B2 (en) | 2006-09-22 | 2015-06-30 | Intel Corporation | Instruction and logic for processing text strings |
| US7886255B2 (en) | 2007-01-22 | 2011-02-08 | Texas Instruments Incorporated | Method for design of programmable data processors |
| DK176721B1 (da) | 2007-03-06 | 2009-04-27 | I/S Boewind V/Chr. I S Boewind V Chr | Fremgangsmode til akkumulering og udnyttelse af vedvarende energi |
| US8001446B2 (en) * | 2007-03-26 | 2011-08-16 | Intel Corporation | Pipelined cyclic redundancy check (CRC) |
| US8762345B2 (en) | 2007-05-31 | 2014-06-24 | Netapp, Inc. | System and method for accelerating anchor point detection |
| US20090083361A1 (en) | 2007-09-24 | 2009-03-26 | Moore Charles H | Shift-add based multiplication |
| US7729185B2 (en) * | 2007-11-01 | 2010-06-01 | Arm Limited | Apparatus and method for detection of address decoder open faults |
| IL188089A (en) * | 2007-12-12 | 2013-02-28 | Nds Ltd | Bit generator |
| US8042025B2 (en) * | 2007-12-18 | 2011-10-18 | Intel Corporation | Determining a message residue |
| US7689816B2 (en) | 2008-01-31 | 2010-03-30 | International Business Machines Corporation | Branch prediction with partially folded global history vector for reduced XOR operation time |
| JP5456766B2 (ja) * | 2008-05-12 | 2014-04-02 | クゥアルコム・インコーポレイテッド | プログラム可能なプロセッサにおける随意選択的なガロア域計算の実行 |
| US8340280B2 (en) * | 2008-06-13 | 2012-12-25 | Intel Corporation | Using a single instruction multiple data (SIMD) instruction to speed up galois counter mode (GCM) computations |
| US8720175B2 (en) | 2009-01-28 | 2014-05-13 | Nv Bekaert Sa | Crimped flat wire as core of oval cord |
| US9747105B2 (en) | 2009-12-17 | 2017-08-29 | Intel Corporation | Method and apparatus for performing a shift and exclusive or operation in a single instruction |
-
2009
- 2009-12-17 US US12/653,704 patent/US9747105B2/en active Active
-
2010
- 2010-10-29 JP JP2012516393A patent/JP5567668B2/ja active Active
- 2010-10-29 KR KR1020127012770A patent/KR101411064B1/ko active Active
- 2010-10-29 GB GB1715480.8A patent/GB2552117B/en active Active
- 2010-10-29 DE DE112010004887.8T patent/DE112010004887B4/de active Active
- 2010-10-29 GB GB1119720.9A patent/GB2483575B/en active Active
- 2010-10-29 WO PCT/US2010/054754 patent/WO2011084214A2/en not_active Ceased
- 2010-11-08 TW TW104117445A patent/TWI562067B/zh active
- 2010-11-08 TW TW104117444A patent/TWI575455B/zh active
- 2010-11-08 TW TW105143628A patent/TWI610235B/zh active
- 2010-11-08 TW TW099138315A patent/TWI531969B/zh active
- 2010-11-08 TW TW104117447A patent/TWI575456B/zh active
- 2010-12-15 CN CN201510098269.2A patent/CN104699457B/zh active Active
- 2010-12-15 CN CN201410857443.2A patent/CN104699456B/zh active Active
- 2010-12-15 CN CN201510098245.7A patent/CN104699459B/zh active Active
- 2010-12-15 CN CN201410855932.4A patent/CN104598204B/zh active Active
- 2010-12-15 CN CN201410855924.XA patent/CN104598203B/zh active Active
- 2010-12-15 CN CN201510098293.6A patent/CN104679478B/zh active Active
- 2010-12-15 CN CN201010601696.5A patent/CN102103487B/zh active Active
-
2014
- 2014-04-28 JP JP2014092408A patent/JP5941493B2/ja active Active
- 2014-06-19 JP JP2014126121A patent/JP5941498B2/ja active Active
- 2014-12-01 US US14/556,931 patent/US9495165B2/en active Active
- 2014-12-01 US US14/557,360 patent/US9495166B2/en active Active
- 2014-12-01 US US14/557,372 patent/US9501281B2/en active Active
-
2015
- 2015-04-23 JP JP2015088424A patent/JP6126162B2/ja active Active
-
2017
- 2017-04-06 JP JP2017076187A patent/JP6615819B2/ja active Active
- 2017-08-25 US US15/686,889 patent/US10684855B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2014160500A5 (enExample) | ||
| CN112099852B (zh) | 可变格式、可变稀疏矩阵乘法指令 | |
| KR101599604B1 (ko) | 제한 범위 벡터 메모리 액세스 인스트럭션들, 프로세서들, 방법들 및 시스템들 | |
| CN107094369B (zh) | 用于提供simd sm3密码散列函数的指令和逻辑 | |
| US9411593B2 (en) | Processors, methods, systems, and instructions to consolidate unmasked elements of operation masks | |
| CN107918546B (zh) | 利用经掩码的全寄存器访问实现部分寄存器访问的处理器、方法和系统 | |
| CN107003854B (zh) | 提供向量包装元组交叉比较功能的方法、装置、指令和逻辑 | |
| WO2016105727A1 (en) | Apparatus and method for vector broadcast and xorand logical instruction | |
| US9189236B2 (en) | Speculative non-faulting loads and gathers | |
| US20160179530A1 (en) | Instruction and logic to perform a vector saturated doubleword/quadword add | |
| CN109947474A (zh) | 用于有符号字的向量乘法、舍入和饱和的装置和方法 | |
| WO2016048631A1 (en) | Bit shuffle processors, methods, systems, and instructions | |
| CN109582283B (zh) | 位矩阵乘法 | |
| CN107924307A (zh) | 按索引分散至寄存器以及数据元素重布置处理器、方法、系统和指令 | |
| US9904548B2 (en) | Instruction and logic to perform a centrifuge operation | |
| EP3218798A1 (en) | Machine level instructions to compute a 3d z-curve index from 3d coordinates | |
| US20160139924A1 (en) | Machine Level Instructions to Compute a 4D Z-Curve Index from 4D Coordinates | |
| CN109947473A (zh) | 用于利用旋转和减半来使打包数据元素相加的设备和方法 | |
| US20170017488A1 (en) | Processors, methods, systems, and instructions to store consecutive source elements to unmasked result elements with propagation to masked result elements | |
| US20140189294A1 (en) | Systems, apparatuses, and methods for determining data element equality or sequentiality | |
| WO2019005169A1 (en) | APPARATUS AND METHOD FOR MEMORY OPERATIONS READY FOR DATA | |
| US20170192789A1 (en) | Systems, Methods, and Apparatuses for Improving Vector Throughput | |
| US20170177362A1 (en) | Adjoining data element pairwise swap processors, methods, systems, and instructions | |
| US20160179548A1 (en) | Instruction and logic to perform an inverse centrifuge operation | |
| US20160283242A1 (en) | Apparatus and method for vector horizontal logical instruction |