JP2013504130A5 - - Google Patents

Download PDF

Info

Publication number
JP2013504130A5
JP2013504130A5 JP2012528080A JP2012528080A JP2013504130A5 JP 2013504130 A5 JP2013504130 A5 JP 2013504130A5 JP 2012528080 A JP2012528080 A JP 2012528080A JP 2012528080 A JP2012528080 A JP 2012528080A JP 2013504130 A5 JP2013504130 A5 JP 2013504130A5
Authority
JP
Japan
Prior art keywords
internal memory
memory
processing unit
gpu
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012528080A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013504130A (ja
Filing date
Publication date
Priority claimed from US12/616,636 external-priority patent/US8803897B2/en
Application filed filed Critical
Publication of JP2013504130A publication Critical patent/JP2013504130A/ja
Publication of JP2013504130A5 publication Critical patent/JP2013504130A5/ja
Pending legal-status Critical Current

Links

JP2012528080A 2009-09-03 2010-09-03 汎用使用のための処理ユニット内部メモリ Pending JP2013504130A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US23973009P 2009-09-03 2009-09-03
US61/239,730 2009-09-03
US12/616,636 US8803897B2 (en) 2009-09-03 2009-11-11 Internal, processing-unit memory for general-purpose use
US12/616,636 2009-11-11
PCT/US2010/047784 WO2011028984A1 (en) 2009-09-03 2010-09-03 An internal, processing-unit memory for general-purpose use

Publications (2)

Publication Number Publication Date
JP2013504130A JP2013504130A (ja) 2013-02-04
JP2013504130A5 true JP2013504130A5 (enExample) 2013-10-24

Family

ID=43624191

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012528080A Pending JP2013504130A (ja) 2009-09-03 2010-09-03 汎用使用のための処理ユニット内部メモリ

Country Status (7)

Country Link
US (1) US8803897B2 (enExample)
EP (1) EP2473915B1 (enExample)
JP (1) JP2013504130A (enExample)
KR (1) KR20120059590A (enExample)
CN (1) CN102597951B (enExample)
IN (1) IN2012DN02568A (enExample)
WO (1) WO2011028984A1 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9058675B2 (en) * 2010-05-29 2015-06-16 Intel Corporation Non-volatile storage for graphics hardware
US8819378B2 (en) * 2011-11-14 2014-08-26 Arm Limited Data processing apparatus and method for performing memory transactions within such a data processing apparatus
US9239793B2 (en) 2011-12-13 2016-01-19 Ati Technologies Ulc Mechanism for using a GPU controller for preloading caches
US20130163195A1 (en) * 2011-12-22 2013-06-27 Nvidia Corporation System, method, and computer program product for performing operations on data utilizing a computation module
US8650525B2 (en) * 2012-06-22 2014-02-11 Altera Corporation Integrated circuit compilation
CN103795947B (zh) * 2012-10-31 2017-02-08 晨星软件研发(深圳)有限公司 使用在视频信号处理装置中的存储器空间配置方法
US8884906B2 (en) * 2012-12-21 2014-11-11 Intel Corporation Offloading touch processing to a graphics processor
JP6337494B2 (ja) * 2013-07-08 2018-06-06 株式会社リコー 画像処理装置、画像処理方法、及びプログラム
WO2015101827A1 (en) * 2013-12-31 2015-07-09 Mosys, Inc. Integrated main memory and coprocessor with low latency
US10802995B2 (en) * 2018-07-26 2020-10-13 Xilinx, Inc. Unified address space for multiple hardware accelerators using dedicated low latency links
CN110825530B (zh) * 2018-08-10 2022-12-23 昆仑芯(北京)科技有限公司 用于人工智能芯片的指令执行方法和装置
US11138135B2 (en) * 2018-09-20 2021-10-05 Samsung Electronics Co., Ltd. Scale-out high bandwidth memory system
KR102693213B1 (ko) * 2018-11-30 2024-08-09 에스케이하이닉스 주식회사 메모리 시스템
EP4405774A4 (en) * 2021-09-22 2025-05-21 INTEL Corporation Controlling a power consumption of circuitry
CN113867963A (zh) * 2021-09-30 2021-12-31 联想(北京)有限公司 一种电子设备及处理方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0843254A3 (en) * 1990-01-18 1999-08-18 National Semiconductor Corporation Integrated digital signal processor/general purpose CPU with shared internal memory
JPH05173941A (ja) * 1991-12-26 1993-07-13 Fujitsu Ltd 並列計算機の分散フレームメモリによる画像処理装置
JP4783527B2 (ja) * 2001-01-31 2011-09-28 株式会社ガイア・システム・ソリューション データ処理システム、データ処理装置およびその制御方法
US6947051B2 (en) * 2003-02-18 2005-09-20 Microsoft Corporation Video memory management
US6956579B1 (en) * 2003-08-18 2005-10-18 Nvidia Corporation Private addressing in a multi-processor graphics processing system
FR2865291A1 (fr) * 2004-01-21 2005-07-22 Thomson Licensing Sa Procede de transfert de donnees dans un systeme multiprocesseur, systeme multiprocesseur et processeur mettant en oeuvre ce procede
JP2005296065A (ja) * 2004-04-06 2005-10-27 Konica Minolta Medical & Graphic Inc 医用画像生成システム及び医用画像生成方法並びに表示制御プログラム
US7475190B2 (en) * 2004-10-08 2009-01-06 International Business Machines Corporation Direct access of cache lock set data without backing memory
US7921365B2 (en) * 2005-02-15 2011-04-05 Microsoft Corporation System and method for browsing tabbed-heterogeneous windows
JP2006268809A (ja) * 2005-03-24 2006-10-05 Kaadeikku Corporation:Kk 画像メモリ並列回路
US7522168B2 (en) * 2005-09-27 2009-04-21 Sony Computer Entertainment Inc. Cell processor task and data management
TWI322354B (en) * 2005-10-18 2010-03-21 Via Tech Inc Method and system for deferred command issuing in a computer system
US7376795B2 (en) * 2005-10-27 2008-05-20 International Business Machines Corporation Memory coherence protocol enhancement using cache line access frequencies
US7965898B2 (en) * 2005-10-28 2011-06-21 Nvidia Corporation Accelerating video decoding using multiple processors
US7500041B2 (en) * 2006-06-15 2009-03-03 Nvidia Corporation Graphics processing unit for cost effective high performance graphics system with two or more graphics processing units
US7562174B2 (en) * 2006-06-15 2009-07-14 Nvidia Corporation Motherboard having hard-wired private bus between graphics cards
US7619629B1 (en) * 2006-06-15 2009-11-17 Nvidia Corporation Method and system for utilizing memory interface bandwidth to connect multiple graphics processing units
US7412554B2 (en) * 2006-06-15 2008-08-12 Nvidia Corporation Bus interface controller for cost-effective high performance graphics system with two or more graphics processing units
US7814486B2 (en) * 2006-06-20 2010-10-12 Google Inc. Multi-thread runtime system
US20080109795A1 (en) * 2006-11-02 2008-05-08 Nvidia Corporation C/c++ language extensions for general-purpose graphics processing unit
KR100813625B1 (ko) * 2006-11-15 2008-03-14 삼성전자주식회사 반도체 소자 패키지
US8271252B2 (en) * 2007-11-08 2012-09-18 Nvidia Corporation Automatic verification of device models
US8335122B2 (en) * 2007-11-21 2012-12-18 The Regents Of The University Of Michigan Cache memory system for a data processing apparatus
US8106914B2 (en) * 2007-12-07 2012-01-31 Nvidia Corporation Fused multiply-add functional unit
US7836257B2 (en) * 2007-12-19 2010-11-16 International Business Machines Corpation System and method for cache line replacement selection in a multiprocessor environment
US7925836B2 (en) * 2008-01-25 2011-04-12 Arm Limited Selective coherency control
KR101619847B1 (ko) * 2008-07-16 2016-05-11 삼성전자주식회사 화상형성장치, 호스트 장치 및 그의 웹페이지 인쇄 방법
US8610732B2 (en) * 2008-12-11 2013-12-17 Nvidia Corporation System and method for video memory usage for general system application
JP2011048579A (ja) * 2009-08-26 2011-03-10 Univ Of Tokyo 画像処理装置及び画像処理方法

Similar Documents

Publication Publication Date Title
JP2013504130A5 (enExample)
US9129674B2 (en) Hybrid memory device
EP3060993B1 (en) Final level cache system and corresponding method
JP5537533B2 (ja) ハードウェアのダイナミックなキャッシュパワー管理
US20190042414A1 (en) Nvdimm emulation using a host memory buffer
US12204478B2 (en) Techniques for near data acceleration for a multi-core architecture
MX352450B (es) Manejo dinámico de memoria heterogénea.
JP2011022998A5 (enExample)
JP2016534484A5 (enExample)
JP2014154155A (ja) コマンド・プッシュ・モデルの使用によりデータ・ストレージ・システムにおける書込みレイテンシを低減させるための方法およびシステム
Schuh et al. CC-NIC: a Cache-Coherent Interface to the NIC
JP6184064B2 (ja) メモリサブシステム、コンピュータ・システム
CN109753445B (zh) 一种缓存访问方法、多级缓存系统及计算机系统
CN109716305B (zh) 实现异步高速缓存维护操作的方法、计算设备以及介质
JP2006522385A (ja) マルチスレッドのコンピュータ処理を提供する装置および方法
CN104781794A (zh) 用于非易失性存储器中的数据结构的暂时和持久状态之间的原地改变
WO2013192633A3 (en) Virtual memory module
Asifuzzaman et al. Demystifying the characteristics of high bandwidth memory for real-time systems
CN105095138A (zh) 一种扩展同步内存总线功能的方法和装置
CN115563053A (zh) 高性能片上内存控制器及其执行的方法
CN104820659B (zh) 一种面向粗粒度可重构系统的多模式动态可配高速访存接口
CN104011694A (zh) 用于存储器层次知晓的生产者－消费者指令的装置和方法
US9652560B1 (en) Non-blocking memory management unit
WO2022217517A1 (zh) 一种存储控制装置和在存储控制装置中执行的方法
JP2023536056A (ja) メモリキャリブレーションシステム及び方法