JP2011108704A - Printed wiring board and method of manufacturing the same - Google Patents

Printed wiring board and method of manufacturing the same Download PDF

Info

Publication number
JP2011108704A
JP2011108704A JP2009259522A JP2009259522A JP2011108704A JP 2011108704 A JP2011108704 A JP 2011108704A JP 2009259522 A JP2009259522 A JP 2009259522A JP 2009259522 A JP2009259522 A JP 2009259522A JP 2011108704 A JP2011108704 A JP 2011108704A
Authority
JP
Japan
Prior art keywords
pattern
printed wiring
groove
wiring board
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009259522A
Other languages
Japanese (ja)
Other versions
JP5375537B2 (en
Inventor
Koichi Takahashi
好一 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2009259522A priority Critical patent/JP5375537B2/en
Publication of JP2011108704A publication Critical patent/JP2011108704A/en
Application granted granted Critical
Publication of JP5375537B2 publication Critical patent/JP5375537B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To manufacture a printed wiring board including large current wiring and signal wiring by simple manufacturing steps. <P>SOLUTION: The method of manufacture a printed wiring board includes a step for etching a part of a conductor layer covering at least one surface of an insulating substrate 11 to form a pattern from which the conductor layer is removed, a step for forming a groove pattern 33 by removing the part of the insulating substrate 11 in the pattern from which the conductor layer is removed, a step for forming large current wiring 21 by inserting a conductor pattern having a shape suitable to the groove pattern 33 into the groove pattern 33, a step for fixing the large current wiring 21 and the groove pattern 33 with adhesive 22, and a step for forming signal wiring 13 by patterning the residual part of the conductor layer. <P>COPYRIGHT: (C)2011,JPO&INPIT

Description

本発明は、プリント配線基板及びその製造方法に関し、更に詳しくは、信号回路及び大電流回路を含むプリント配線基板及びその製造方法に関する。   The present invention relates to a printed wiring board and a manufacturing method thereof, and more particularly to a printed wiring board including a signal circuit and a large current circuit and a manufacturing method thereof.

プリント配線基板では、信号回路(配線)及び大電流回路(配線)が混在している。配線パターンを構成する導体層の膜厚を大きくすると、微細配線のエッチングが難しくなるため、信号配線と大電流配線とを同一層に配置することが困難になる。このため、大電流配線と信号配線とを別層で構成するプリント配線基板の製造方法が幾つか提案されている。特許文献1及び特許文献2には、絶縁基板に打ち抜き溝を形成し、その溝内に大電流配線となる導体パターンを埋め込むプリント配線基板の製造方法が記載されている。これらの文献では、大電流配線を埋め込んだ絶縁基板の上面又は下面に、プリプレグシートを加熱及び加圧により貼付し、大電流配線を絶縁基板の溝内に固定する。その後、絶縁基板及びプリプレグシートの双方の表面に一般信号配線を形成している。   In a printed wiring board, a signal circuit (wiring) and a large current circuit (wiring) are mixed. When the film thickness of the conductor layer constituting the wiring pattern is increased, it becomes difficult to etch the fine wiring, so that it is difficult to arrange the signal wiring and the large current wiring in the same layer. For this reason, several methods for manufacturing a printed wiring board in which the high-current wiring and the signal wiring are formed in different layers have been proposed. Patent Document 1 and Patent Document 2 describe a method of manufacturing a printed wiring board in which a punching groove is formed in an insulating substrate and a conductor pattern that becomes a high-current wiring is embedded in the groove. In these documents, a prepreg sheet is attached to the upper surface or the lower surface of an insulating substrate embedded with a large current wiring by heating and pressing, and the large current wiring is fixed in a groove of the insulating substrate. Thereafter, general signal wirings are formed on both surfaces of the insulating substrate and the prepreg sheet.

特許第3509315号公報(図1)Japanese Patent No. 3509315 (FIG. 1) 特開平07−235756号公報(図3)Japanese Patent Laid-Open No. 07-235756 (FIG. 3)

特許文献1及び特許文献2に記載の技術では、何れも絶縁基板の打ち抜き溝内に導体層を固定するために、絶縁基板にプリプレグシートを積層している。このプリプレグ層を積層する工程のため、プリント配線基板の製造プロセスが複雑になる。   In the techniques described in Patent Document 1 and Patent Document 2, in order to fix the conductor layer in the punching groove of the insulating substrate, a prepreg sheet is laminated on the insulating substrate. The process of laminating the prepreg layer complicates the printed wiring board manufacturing process.

本発明は、上記関連技術における問題に鑑み、絶縁基板とプリプレグシートの積層を必要とすることなく製造することが出来る、大電流配線及び信号配線を含むプリント配線基板、及び、その製造方法を提供することを目的とする。   In view of the problems in the related art, the present invention provides a printed wiring board including a large current wiring and a signal wiring, which can be manufactured without requiring lamination of an insulating substrate and a prepreg sheet, and a manufacturing method thereof. The purpose is to do.

上記目的を達成するために、本発明は、絶縁基材の少なくとも一方の面を被覆する導体層の一部をエッチングして導体層除去パターンを形成する工程と、前記絶縁基材の前記導体層除去パターン内の部分を除去して溝パターンを形成する工程と、前記溝パターンに適合した形状の導体パターンを前記溝パターン内に挿入する工程と、少なくとも前記導体パターンと前記溝パターンとの間を接着剤で固定する工程と、前記導体層の残余の部分をパターニングして配線パターンに形成する工程と、を有するプリント配線基板の製造方法を提供する。   In order to achieve the above object, the present invention provides a step of etching a part of a conductor layer covering at least one surface of an insulating substrate to form a conductor layer removal pattern, and the conductor layer of the insulating substrate. Removing a portion in the removal pattern to form a groove pattern, inserting a conductor pattern having a shape suitable for the groove pattern into the groove pattern, and at least between the conductor pattern and the groove pattern There is provided a method for manufacturing a printed wiring board, comprising: a step of fixing with an adhesive; and a step of patterning a remaining portion of the conductor layer to form a wiring pattern.

本発明は、また、少なくとも一方の面に溝パターンが形成された絶縁基材と、前記溝パターン内に挿入され、該溝パターンと接着剤により固定された導体パターンと、前記溝パターン以外の前記絶縁基材の表面に形成された配線パターンと、を備えるプリント配線基板を提供する。   The present invention also provides an insulating substrate having a groove pattern formed on at least one surface, a conductor pattern inserted into the groove pattern and fixed by an adhesive, and the other than the groove pattern. Provided is a printed wiring board comprising a wiring pattern formed on a surface of an insulating base material.

本発明のプリント配線基板、及び、本発明方法で製造されたプリント配線基板は、導体パターンと溝パターンとが接着剤で固定されるので、絶縁基材にプリプレグ等を積層する必要がなく、製造工程が簡素化される。   The printed wiring board of the present invention and the printed wiring board manufactured by the method of the present invention are manufactured without the need for laminating a prepreg or the like on an insulating base material because the conductor pattern and the groove pattern are fixed with an adhesive. The process is simplified.

図1(a)〜(e)は、本発明の第1の実施形態に係るプリント配線基板を示す平面図及び断面図。FIGS. 1A to 1E are a plan view and a cross-sectional view showing a printed wiring board according to the first embodiment of the present invention. (a)及び(b)はそれぞれ、図1のプリント配線基板の製造プロセスの一工程段階を示す、絶縁基板の表面図及び裏面図。FIGS. 2A and 2B are a front view and a back view of an insulating substrate, respectively showing one step of the manufacturing process of the printed wiring board of FIG. (a)〜(c)はそれぞれ、図2に後続する工程段階を示す、絶縁基板の表面図、裏面図、及び、断面図。FIGS. 3A to 3C are a front view, a back view, and a cross-sectional view of an insulating substrate, showing process steps subsequent to FIG. (a)〜(c)は、図2の絶縁基板の溝に収容される導体パターンの平面図及び断面図。(A)-(c) is the top view and sectional drawing of the conductor pattern accommodated in the groove | channel of the insulated substrate of FIG. (a)〜(c)はそれぞれ、図3に後続する工程段階を示す、プリント配線基板の表面図、裏面図、及び、断面図。FIGS. 4A to 4C are a front view, a back view, and a cross-sectional view of a printed wiring board, showing process steps subsequent to FIG. 図5に後続する工程段階を示す、プリント配線基板の断面図。FIG. 6 is a cross-sectional view of a printed wiring board showing a process step subsequent to FIG. 本発明の第2の実施形態に係るプリント配線基板の断面図。Sectional drawing of the printed wiring board which concerns on the 2nd Embodiment of this invention.

本発明の実施形態の説明に先立って本発明の概要を説明する。本発明のプリント配線基板の製造方法は、絶縁基材の少なくとも一方の面を被覆する導体層の一部をエッチングして導体層除去パターンを形成する工程と、前記絶縁基材の前記導体層除去パターン内の部分を除去して溝パターンを形成する工程と、前記溝パターンに適合した形状の導体パターンを前記溝パターン内に挿入する工程と、少なくとも前記導体パターンと前記溝パターンとの間を接着剤で固定する工程と、前記導体層の残余の部分をパターニングして配線パターンに形成する工程とを有する。   Prior to the description of the embodiments of the present invention, an outline of the present invention will be described. The method for producing a printed wiring board of the present invention includes a step of etching a part of a conductor layer covering at least one surface of an insulating base material to form a conductor layer removal pattern, and the conductor layer removal of the insulating base material. Removing a portion in the pattern to form a groove pattern, inserting a conductor pattern having a shape suitable for the groove pattern into the groove pattern, and bonding at least between the conductor pattern and the groove pattern A step of fixing with an agent, and a step of patterning the remaining portion of the conductor layer to form a wiring pattern.

本発明のプリント配線基板は、少なくとも一方の面に溝パターンが形成された絶縁基材と、前記溝パターン内に挿入され、該溝パターンと接着剤により固定された導体パターンと、前記溝パターン以外の前記絶縁基材の表面に形成された配線パターンとを備える。   The printed wiring board of the present invention includes an insulating base material having a groove pattern formed on at least one surface, a conductor pattern inserted into the groove pattern and fixed with the groove pattern and an adhesive, and other than the groove pattern. And a wiring pattern formed on the surface of the insulating substrate.

本発明のプリント配線基板、及び、本発明方法で製造されたプリント配線基板は、導体パターンと溝パターンとが接着剤で固定されるので、絶縁基材にプリプレグ等を積層する必要がなく、製造工程が簡素化される。   The printed wiring board of the present invention and the printed wiring board manufactured by the method of the present invention are manufactured without the need for laminating a prepreg or the like on an insulating base material because the conductor pattern and the groove pattern are fixed with an adhesive. The process is simplified.

以下、図面を参照して本発明の実施形態について説明する。図1は、本発明の第1の実施形態に係るプリント配線基板を示すもので、(a)〜(e)はそれぞれ、その表面図、裏面図、(a)におけるA−A断面図、B−B断面図、及び、C−C断面図である。なお、図1に示すプリント配線基板は、それ自体でプリント配線基板として使用可能であるものの、配線パターン及び絶縁層を含む別のプリント配線層と積層してもよい。本実施形態では、図1の構造をプリント配線基板と呼び、また、他のプリント配線層と積層したものもプリント配線基板と呼ぶ。   Hereinafter, embodiments of the present invention will be described with reference to the drawings. 1A and 1B show a printed wiring board according to a first embodiment of the present invention. FIGS. 1A to 1E are a front view and a back view, respectively, and a cross-sectional view taken along line AA in FIG. It is -B sectional drawing and CC sectional drawing. The printed wiring board shown in FIG. 1 can be used as a printed wiring board by itself, but may be laminated with another printed wiring layer including a wiring pattern and an insulating layer. In the present embodiment, the structure shown in FIG. 1 is called a printed wiring board, and a structure laminated with another printed wiring layer is also called a printed wiring board.

図1のプリント配線基板10は、絶縁基板(以下、絶縁基材と呼ぶ)11と、絶縁基材11の表面及び裏面に形成された大電流配線21と、絶縁基材11の表面及び裏面に形成された信号配線13を構成する表層パターンと、絶縁基材11の表面及び裏面に形成された配線ランド(以下、ランドと呼ぶ)12とを有する。プリント配線基板10は、この例では、1層の絶縁基材11及び2層の配線層を含む。大電流配線21は、例えば電源配線又は接地配線を構成し、信号配線13及びランド12を含む信号回路に電源を供給する。プリント配線基板10には、同様な形状の図示しない電源配線及び接地配線が、他の大電流配線として含まれている。以下の記述では、大電流配線21を電源配線として説明する。   A printed wiring board 10 in FIG. 1 includes an insulating substrate (hereinafter referred to as an insulating base material) 11, a high-current wiring 21 formed on the front and back surfaces of the insulating base material 11, and the front and back surfaces of the insulating base material 11. It has a surface layer pattern constituting the formed signal wiring 13 and wiring lands (hereinafter referred to as lands) 12 formed on the front and back surfaces of the insulating base material 11. In this example, the printed wiring board 10 includes one insulating base material 11 and two wiring layers. The large current wiring 21 forms, for example, a power wiring or a ground wiring, and supplies power to the signal circuit including the signal wiring 13 and the land 12. The printed wiring board 10 includes power wiring and ground wiring (not shown) having similar shapes as other large current wiring. In the following description, the large current wiring 21 is described as a power supply wiring.

絶縁基材11の表面に形成された電源配線21は、スルーホール14内に充てんされた図示しない導体プラグを介して、絶縁基材11の裏面に形成され電源配線21及びランド12に接続される。また、絶縁基材11の裏面に形成された電源配線21は、絶縁基材11の表面に形成された電源配線21及びランド12に接続される。電源配線21は、絶縁基材11に形成された溝33の内部に挿入された、厚みが大きな導体パターンで構成される。信号配線13及びランド12は、絶縁基材11の表面及び裏面に形成されたパターニングされた銅箔から形成される。   The power supply wiring 21 formed on the surface of the insulating base material 11 is formed on the back surface of the insulating base material 11 and connected to the power supply wiring 21 and the land 12 through a conductor plug (not shown) filled in the through hole 14. . The power supply wiring 21 formed on the back surface of the insulating base material 11 is connected to the power supply wiring 21 and the land 12 formed on the front surface of the insulating base material 11. The power supply wiring 21 is configured by a conductor pattern having a large thickness inserted into a groove 33 formed in the insulating base material 11. The signal wiring 13 and the land 12 are formed from a patterned copper foil formed on the front surface and the back surface of the insulating base material 11.

図1(c)〜(e)の断面図に示すように、電源配線21は、溝33の底部付近で幅が大きく、溝33の表面に向かって幅が縮小する順テーパー形状を有する。溝33の側壁と電源配線21との間の隙間には、接着剤22が充てんされ、その接着剤22により電源配線21がその溝33の内部に固定されている。電源配線21の表面は、絶縁基材11の表面から僅かに突出し、銅箔からなる信号配線13及びランド12の表面と同じ面内にある。なお、信号配線13は、絶縁基材11の表面にのみ示したが、絶縁基材11の裏面にも同様に形成されている。   As shown in the cross-sectional views of FIGS. 1C to 1E, the power supply wiring 21 has a forward taper shape in which the width is large near the bottom of the groove 33 and the width decreases toward the surface of the groove 33. A gap between the side wall of the groove 33 and the power supply wiring 21 is filled with an adhesive 22, and the power supply wiring 21 is fixed inside the groove 33 by the adhesive 22. The surface of the power supply wiring 21 slightly protrudes from the surface of the insulating base 11 and is in the same plane as the surfaces of the signal wiring 13 and the land 12 made of copper foil. Although the signal wiring 13 is shown only on the front surface of the insulating base material 11, it is formed on the back surface of the insulating base material 11 in the same manner.

以下、図1のプリント配線基板の製造方法について、図2〜図5を参照して説明する。図2において、例えば、厚みが5mm程度のエポキシ樹脂からなる絶縁基材11の表面及び裏面には、銅箔31が公知の手法,例えば無電解めっき法で形成されている。表面及び裏面の銅箔31は、エッチングによって、後に形成される電源配線21の導体パターンに適合した部分が除去され、銅箔31には、銅箔除去部分32が形成される。図2は、このステップで配線基板を示している。次いで、銅箔除去部分32の絶縁基材11が、所定の深さまでエッチングされ、溝(溝パターン)33が形成される(図3)。溝33の深さは、絶縁基材11の厚みの1/2よりも小さい寸法、例えば2mmである。   Hereinafter, a method for manufacturing the printed wiring board of FIG. 1 will be described with reference to FIGS. In FIG. 2, for example, a copper foil 31 is formed on the front and back surfaces of an insulating base material 11 made of an epoxy resin having a thickness of about 5 mm by a known method, for example, an electroless plating method. The copper foil 31 on the front surface and the back surface is etched to remove a portion that matches the conductor pattern of the power supply wiring 21 to be formed later, and a copper foil removal portion 32 is formed on the copper foil 31. FIG. 2 shows the wiring board at this step. Next, the insulating base material 11 of the copper foil removed portion 32 is etched to a predetermined depth to form a groove (groove pattern) 33 (FIG. 3). The depth of the groove 33 is a dimension smaller than ½ of the thickness of the insulating base material 11, for example, 2 mm.

次いで、予め用意した電源配線21となる導体パターンを表面及び裏面の溝33内に埋め込む。導体パターン21Aの形状を図4に示した。同図(a)は、絶縁基材11の表面に形成された溝33内に埋め込まれる導体パターン21Aを、同図(b)は、絶縁基材11の裏面に形成された溝33内に埋め込まれる導体パターン21Aをそれぞれ示す。また、同図(c)は、裏面の導体パターン21AのD−D断面図である。導体パターン21Aは、銅板をエッチングして形成される。導体パターン21Aの溝底部の幅(a1)は例えば20mmであり、導体パターン21Aの頂面の幅(a2)は、例えば19.5mmである。つまり、寸法b=(a1−a2)/2は、0.25mmである。例えば、厚み2mmの銅板から導体パターン21Aをエッチングで形成すると、エッチングの条件にもよるものの、寸法bは、0.1mm〜0.5mm程度である。   Next, a conductor pattern to be the power supply wiring 21 prepared in advance is embedded in the grooves 33 on the front surface and the back surface. The shape of the conductor pattern 21A is shown in FIG. FIG. 6A shows the conductor pattern 21A embedded in the groove 33 formed on the surface of the insulating base material 11, and FIG. 5B shows the conductor pattern 21A embedded in the groove 33 formed on the back surface of the insulating base material 11. The conductor patterns 21A are shown respectively. FIG. 2C is a DD cross-sectional view of the conductor pattern 21A on the back surface. The conductor pattern 21A is formed by etching a copper plate. The width (a1) of the groove bottom of the conductor pattern 21A is 20 mm, for example, and the width (a2) of the top surface of the conductor pattern 21A is 19.5 mm, for example. That is, the dimension b = (a1-a2) / 2 is 0.25 mm. For example, when the conductor pattern 21A is formed by etching from a copper plate having a thickness of 2 mm, the dimension b is about 0.1 mm to 0.5 mm, although it depends on the etching conditions.

導体パターン21Aを溝33内に挿入し、他の電源配線や信号配線と接続して電源配線21とする。電源配線21の周囲を接着剤22で溝33の側壁に固定する(図5)。図5(a)は、得られたプリント配線基板10の表面図、同図(b)は、得られたプリント配線基板10の裏面図、同図(c)は、図(a)のC−C断面図である。導体パターン21Aのテーパー形状が、接着剤22の注入に好適である。溝33の周囲に付着した接着剤22は、研磨等によって除去される。   The conductor pattern 21A is inserted into the groove 33 and connected to other power supply wiring or signal wiring to form the power supply wiring 21. The periphery of the power supply wiring 21 is fixed to the side wall of the groove 33 with the adhesive 22 (FIG. 5). 5A is a front view of the obtained printed wiring board 10, FIG. 5B is a back view of the obtained printed wiring board 10, and FIG. It is C sectional drawing. The tapered shape of the conductor pattern 21 </ b> A is suitable for the injection of the adhesive 22. The adhesive 22 attached around the groove 33 is removed by polishing or the like.

次いで、電源配線21の周囲に残された銅箔31を、所望の配線層となるようにパターニングする。このパターニングは、公知の手法、例えばウエットエッチングによって行われる。このようにして、図1に示した、大電流配線21、信号配線13、ランド12が同じ高さに揃えられたプリント配線基板10が得られる。本プリント配線基板10は、例えばランド12の部分には、プリント配線基板10上に登載される半導体チップや、チップ抵抗などの回路部品が半田付けで接続され、プリント配線基板10の表面側の電源配線21は、外部電源に接続される。また、裏面側の電源配線21は、例えば裏面に搭載される部品の電源に利用され、或いは、本プリント配線基板に積層されるプリント配線層の電源配線に接続される。   Next, the copper foil 31 left around the power supply wiring 21 is patterned so as to form a desired wiring layer. This patterning is performed by a known method, for example, wet etching. Thus, the printed wiring board 10 shown in FIG. 1 in which the large current wiring 21, the signal wiring 13, and the land 12 are arranged at the same height is obtained. In the printed wiring board 10, for example, a semiconductor chip mounted on the printed wiring board 10 and a circuit component such as a chip resistor are connected to the land 12 by soldering. The wiring 21 is connected to an external power source. Further, the power supply wiring 21 on the back surface side is used, for example, as a power supply for components mounted on the back surface, or connected to the power supply wiring of the printed wiring layer laminated on the printed wiring board.

種々の回路部品の搭載や、外部配線との接続に際しては、半田工法が用いられる。半田の供給に先立って、ソルダーレジストがプリント配線基板の表面及び裏面に供給される。本実施形態では、ランド12、信号配線13及び大電流配線21との間に実質的に段差が形成されず、また、これらと絶縁基材11との間の段差も小さいので、ソルダーレジストの塗布が容易になる。このため、良好な半田付けが可能になる。   A soldering method is used for mounting various circuit components and connecting to external wiring. Prior to the supply of solder, solder resist is supplied to the front and back surfaces of the printed wiring board. In this embodiment, substantially no step is formed between the land 12, the signal wiring 13 and the large current wiring 21, and the step between these and the insulating base material 11 is also small. Becomes easier. For this reason, good soldering becomes possible.

本実施形態のプリント配線基板10は、図1の状態でも、2層の配線層を有するプリント配線基板として使用可能である。しかし、例えば図6に示すように、信号配線などの小電流配線42のみが表面に形成された2枚の絶縁層から成るプリント配線層41で、図1のプリント配線基板10を挟んで得られる構造のプリント配線基板50として構成することが出来る。図6の例では、2枚のプリント配線層41でプリント配線基板10を挟んだ後に、スルーホール43が形成される。スルーホール43は、信号配線などを含む双方のプリント配線層41と、これらに挟まれたプリント配線基板10とを一体とした後に、ドリル法などによって形成される。スルーホール43内には、例えばめっき法によって、図示しない中実又は中空の金属プラグが形成される。   The printed wiring board 10 of this embodiment can be used as a printed wiring board having two wiring layers even in the state of FIG. However, as shown in FIG. 6, for example, a printed wiring layer 41 made up of two insulating layers on the surface of which only a small current wiring 42 such as a signal wiring is sandwiched between the printed wiring boards 10 of FIG. It can be configured as a printed wiring board 50 having a structure. In the example of FIG. 6, the through hole 43 is formed after the printed wiring board 10 is sandwiched between the two printed wiring layers 41. The through hole 43 is formed by a drill method or the like after integrating both the printed wiring layers 41 including the signal wiring and the printed wiring board 10 sandwiched between them. A solid or hollow metal plug (not shown) is formed in the through hole 43 by, for example, plating.

図7は、本発明の第2の実施形態に係るプリント配線基板の要部を示す断面図である。本実施形態のプリント配線基板60では、絶縁基材11に、打ち抜き溝34を形成し、その打ち抜き溝34の内部に導体パターンを挿入して大電流配線21を形成している。導体パターンは、溝33の中央部分の幅をa1とし、溝33の表面近傍での幅をa2とするとき、b=(a1―a2)/2は、図4の例と同様に、0.1〜0.5mm程度である。このテーパー形状のため、接着剤22の表面及び裏面から間隙への注入が容易となる。このため、大電流配線21の溝パターン33内での固定が簡素な工程で行われる。図7では、配線としては、大電流配線21のみを示したが、図1と同様な図示しない信号配線やランドが、絶縁基材11の表面に形成されている。   FIG. 7 is a cross-sectional view showing a main part of a printed wiring board according to the second embodiment of the present invention. In the printed wiring board 60 of this embodiment, the punching groove 34 is formed in the insulating base material 11, and the conductor pattern is inserted into the punching groove 34 to form the high current wiring 21. In the conductor pattern, when the width of the central portion of the groove 33 is a1, and the width in the vicinity of the surface of the groove 33 is a2, b = (a1−a2) / 2 is 0. It is about 1 to 0.5 mm. Due to the taper shape, injection into the gap from the front and back surfaces of the adhesive 22 is facilitated. For this reason, the fixing of the large current wiring 21 in the groove pattern 33 is performed in a simple process. In FIG. 7, only the large current wiring 21 is shown as the wiring. However, signal wiring and lands (not shown) similar to FIG. 1 are formed on the surface of the insulating base 11.

上記各実施形態では、別工程で製造した大電流用導体パターンを、コア材を構成する絶縁基材11に形成された溝パターン33内に埋め込む構成を採用する。このため、大電流配線と一般信号配線とが同一面に混在する配線層が得られる。この工程では、プリプレグの積層を要しないので、製造工程が簡素化される。   In each of the embodiments described above, a configuration is adopted in which the conductor pattern for large current manufactured in a separate process is embedded in the groove pattern 33 formed in the insulating base material 11 constituting the core material. For this reason, a wiring layer in which a large current wiring and a general signal wiring are mixed on the same surface can be obtained. In this process, since the prepreg is not required to be laminated, the manufacturing process is simplified.

また、大電流配線の大部分がコア材内に埋め込まれるため、表面の凹凸差が小さくなり、ソルダーレジストの塗布が容易となる。このため、良好な半田付けが可能になる。   In addition, since most of the high-current wiring is embedded in the core material, the unevenness on the surface is reduced, and the solder resist can be easily applied. For this reason, good soldering becomes possible.

上記実施形態では、配線材料を銅とした例を示したが、配線材料は、銅に限定はされず、例えばアルミニウムやニッケルなども使用可能である。また、絶縁基板がエポキシ樹脂である例を示したが、同様にこの例には限定されない。   In the said embodiment, although the example which used the wiring material as copper was shown, the wiring material is not limited to copper, For example, aluminum, nickel, etc. can be used. Moreover, although the example in which the insulating substrate is an epoxy resin has been shown, it is not limited to this example as well.

本発明を特別に示し且つ例示的な実施形態を参照して説明したが、本発明は、その実施形態及びその変形に限定されるものではない。当業者に明らかなように、本発明は、添付の特許請求の範囲に規定される本発明の精神及び範囲を逸脱することなく、種々の変更が可能である。   Although the invention has been particularly shown and described with reference to illustrative embodiments, the invention is not limited to these embodiments and variations thereof. It will be apparent to those skilled in the art that various modifications can be made to the present invention without departing from the spirit and scope of the invention as defined in the appended claims.

10、50、60:プリント配線基板
11:絶縁基材(基板)
12:配線ランド(ランド)
13:信号配線
14、43:スルーホール
21:大電流配線(電源配線)
21A:導体パターン
22:接着剤
31:銅箔
32:銅箔除去部分
33:溝(溝パターン)
34:打ち抜き溝
41:プリント配線層
42:小電流配線
10, 50, 60: Printed circuit board
11: Insulating substrate (substrate)
12: Wiring land (land)
13: Signal wiring 14, 43: Through hole 21: High current wiring (power supply wiring)
21A: Conductive pattern 22: Adhesive 31: Copper foil 32: Copper foil removed portion 33: Groove (groove pattern)
34: Punching groove 41: Printed wiring layer 42: Small current wiring

Claims (8)

絶縁基材の少なくとも一方の面を被覆する導体層の一部をエッチングして導体層除去パターンを形成する工程と、
前記絶縁基材の前記導体層除去パターン内の部分を除去して溝パターンを形成する工程と、
前記溝パターンに適合した形状の導体パターンを前記溝パターン内に挿入する工程と、
少なくとも前記導体パターンと前記溝パターンとの間を接着剤で固定する工程と、
前記導体層の残余の部分をパターニングして配線パターンに形成する工程と、を有するプリント配線基板の製造方法。
Etching a part of the conductor layer covering at least one surface of the insulating substrate to form a conductor layer removal pattern; and
Removing a portion in the conductor layer removal pattern of the insulating substrate to form a groove pattern;
Inserting a conductor pattern having a shape suitable for the groove pattern into the groove pattern;
Fixing at least a gap between the conductor pattern and the groove pattern;
Patterning the remaining portion of the conductor layer to form a wiring pattern.
前記導体パターンがエッチングで形成される、請求項1に記載のプリント配線基板の製造方法。   The method for manufacturing a printed wiring board according to claim 1, wherein the conductor pattern is formed by etching. 前記導体層が、前記絶縁基材の双方の面を被覆しており、前記導体パターンが前記絶縁基材の双方の面にそれぞれ形成される、請求項1又は2に記載のプリント配線基板の製造方法。   The printed wiring board according to claim 1 or 2, wherein the conductor layer covers both surfaces of the insulating base material, and the conductor pattern is formed on both surfaces of the insulating base material, respectively. Method. 前記導体パターンが、前記溝パターンの底面に隣接する幅が、前記溝パターンから露出する面の幅よりも0.1mm〜0.5mm広い、請求項3に記載のプリント配線基板の製造方法。   The method for manufacturing a printed wiring board according to claim 3, wherein a width of the conductor pattern adjacent to a bottom surface of the groove pattern is 0.1 mm to 0.5 mm wider than a width of a surface exposed from the groove pattern. 前記双方の面に形成される導体パターンがスルーホールを介して互いに接続される、請求項3又は4に記載のプリント配線基板の製造方法。   The method for manufacturing a printed wiring board according to claim 3 or 4, wherein the conductor patterns formed on both surfaces are connected to each other through a through hole. 前記溝パターンが、前記絶縁基材を貫通する打ち抜き溝として形成され、前記導体パターンは、前記溝パターンの内に収容されている中央部分の幅が前記溝パターンから露出する面の幅よりも0.1mm〜0.5mm広い、請求項1又は2に記載のプリント基板の製造方法。   The groove pattern is formed as a punched groove penetrating the insulating base material, and the conductor pattern has a width of a central portion accommodated in the groove pattern smaller than a width of a surface exposed from the groove pattern. The method for producing a printed circuit board according to claim 1, wherein the printed circuit board is 1 mm to 0.5 mm wide. 少なくとも一方の面に溝パターンが形成された絶縁基材と、
前記溝パターン内に挿入され、該溝パターンと接着剤により固定された導体パターンと、
前記溝パターン以外の前記絶縁基材の表面に形成された配線パターンと、を備えるプリント配線基板。
An insulating substrate having a groove pattern formed on at least one surface;
A conductor pattern inserted into the groove pattern and fixed with an adhesive.
A printed wiring board comprising: a wiring pattern formed on a surface of the insulating base other than the groove pattern.
導体パターン及び配線パターンが形成された前記絶縁基材を相互間に挟む一対のプリント配線層を更に備える、請求項7に記載のプリント配線基板。   The printed wiring board according to claim 7, further comprising a pair of printed wiring layers sandwiching the insulating base material on which the conductor pattern and the wiring pattern are formed.
JP2009259522A 2009-11-13 2009-11-13 Printed wiring board and manufacturing method thereof Expired - Fee Related JP5375537B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009259522A JP5375537B2 (en) 2009-11-13 2009-11-13 Printed wiring board and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009259522A JP5375537B2 (en) 2009-11-13 2009-11-13 Printed wiring board and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2011108704A true JP2011108704A (en) 2011-06-02
JP5375537B2 JP5375537B2 (en) 2013-12-25

Family

ID=44231891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009259522A Expired - Fee Related JP5375537B2 (en) 2009-11-13 2009-11-13 Printed wiring board and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP5375537B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013058642A (en) * 2011-09-08 2013-03-28 Taiyo Kogyo Co Ltd Circuit board and circuit board manufacturing method
JP2017120989A (en) * 2015-12-28 2017-07-06 三菱電機株式会社 Antenna device

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60170291A (en) * 1984-02-15 1985-09-03 ソニー株式会社 Circuit wiring board
JPS635663U (en) * 1986-06-30 1988-01-14
JPH0254265U (en) * 1988-10-13 1990-04-19
JPH0715099A (en) * 1993-06-22 1995-01-17 Mitsubishi Shindoh Co Ltd Circuit board and production thereof
JPH0822838A (en) * 1994-07-07 1996-01-23 Yuasa Corp Battery using ion-conductive high polymer compound
JPH08241627A (en) * 1995-03-03 1996-09-17 Mitsubishi Electric Corp Wiring constitution body and manufacture thereof, and circuit board using the wiring constitution body
JPH0936522A (en) * 1995-07-14 1997-02-07 Fuji Kiko Denshi Kk Formation of circuit of printed-wiring board
JPH09326536A (en) * 1996-06-05 1997-12-16 Fuji Electric Co Ltd Metal board and manufacture thereof
JPH1032371A (en) * 1996-05-17 1998-02-03 Furukawa Electric Co Ltd:The Composite circuit board and its manufacture
JPH10321971A (en) * 1997-05-15 1998-12-04 Furukawa Electric Co Ltd:The Circuit board
JP2000151050A (en) * 1998-11-12 2000-05-30 Nippon Rika Kogyosho:Kk Composite insulation metal board
JP2000196235A (en) * 1998-10-23 2000-07-14 Suzuki Co Ltd Manufacture of resin sheet having filled via
JP2000332369A (en) * 1999-05-25 2000-11-30 Mitsui Mining & Smelting Co Ltd Printed-circuit board and its manufacture
JP2002009451A (en) * 2000-06-21 2002-01-11 Matsushita Electric Ind Co Ltd Manufacturing method and apparatus for printed circuit board
JP2002176256A (en) * 2000-12-06 2002-06-21 Ibiden Co Ltd Printed wiring board and its manufacturing method
JP2003234565A (en) * 2002-02-07 2003-08-22 Toshiba Corp Wiring transferring substrate and method for manufacturing the wiring substrate using the wiring transferring substrate

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60170291A (en) * 1984-02-15 1985-09-03 ソニー株式会社 Circuit wiring board
JPS635663U (en) * 1986-06-30 1988-01-14
JPH0254265U (en) * 1988-10-13 1990-04-19
JPH0715099A (en) * 1993-06-22 1995-01-17 Mitsubishi Shindoh Co Ltd Circuit board and production thereof
JPH0822838A (en) * 1994-07-07 1996-01-23 Yuasa Corp Battery using ion-conductive high polymer compound
JPH08241627A (en) * 1995-03-03 1996-09-17 Mitsubishi Electric Corp Wiring constitution body and manufacture thereof, and circuit board using the wiring constitution body
JPH0936522A (en) * 1995-07-14 1997-02-07 Fuji Kiko Denshi Kk Formation of circuit of printed-wiring board
JPH1032371A (en) * 1996-05-17 1998-02-03 Furukawa Electric Co Ltd:The Composite circuit board and its manufacture
JPH09326536A (en) * 1996-06-05 1997-12-16 Fuji Electric Co Ltd Metal board and manufacture thereof
JPH10321971A (en) * 1997-05-15 1998-12-04 Furukawa Electric Co Ltd:The Circuit board
JP2000196235A (en) * 1998-10-23 2000-07-14 Suzuki Co Ltd Manufacture of resin sheet having filled via
JP2000151050A (en) * 1998-11-12 2000-05-30 Nippon Rika Kogyosho:Kk Composite insulation metal board
JP2000332369A (en) * 1999-05-25 2000-11-30 Mitsui Mining & Smelting Co Ltd Printed-circuit board and its manufacture
JP2002009451A (en) * 2000-06-21 2002-01-11 Matsushita Electric Ind Co Ltd Manufacturing method and apparatus for printed circuit board
JP2002176256A (en) * 2000-12-06 2002-06-21 Ibiden Co Ltd Printed wiring board and its manufacturing method
JP2003234565A (en) * 2002-02-07 2003-08-22 Toshiba Corp Wiring transferring substrate and method for manufacturing the wiring substrate using the wiring transferring substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013058642A (en) * 2011-09-08 2013-03-28 Taiyo Kogyo Co Ltd Circuit board and circuit board manufacturing method
JP2017120989A (en) * 2015-12-28 2017-07-06 三菱電機株式会社 Antenna device

Also Published As

Publication number Publication date
JP5375537B2 (en) 2013-12-25

Similar Documents

Publication Publication Date Title
TWI384600B (en) Embedded circuit substrate and manufacturing method thereof
KR100819278B1 (en) Printed circuit board and fabricating method thereof
US7338892B2 (en) Circuit carrier and manufacturing process thereof
TWI513379B (en) Embedded passive component substrate and method for fabricating the same
US20090008145A1 (en) Embedded circuit structure and fabricating process of the same
TWI544850B (en) Manufacturing method of circuit structure embedded with heat-dissipation block
US20160021744A1 (en) Printed circuit board and method of manufacturing the same
KR20090096809A (en) Method of manufacturing semiconductor chip embedded printed circuit board
KR100832650B1 (en) Multi layer printed circuit board and fabricating method of the same
KR20110053828A (en) A method of manufacturing printed circuit board
US8365400B2 (en) Manufacturing process for a circuit board
JP5375537B2 (en) Printed wiring board and manufacturing method thereof
JP2011049255A (en) Wiring board with capacitive element, and method of manufacturing the same
JP4657870B2 (en) Component built-in wiring board, method of manufacturing component built-in wiring board
TWI691243B (en) Manufacturing method for printed circuit board
KR20090062709A (en) Embedded chip printed circuit board and method of fabricating the same
KR101580472B1 (en) Method for manufacturing a circuit board
JP2005166764A (en) Multilayer printed wring board and its manufacturing method
KR100797669B1 (en) Printed Circuit Board and Fabricating Method of the same
KR20070007406A (en) Printed circuit board with embedded coaxial cable and manufacturing method thereof
KR20210000161A (en) Printed circuit board and manufacturing method the same
KR102149797B1 (en) Substrate and manufacturing method thereof
KR101044123B1 (en) A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
TWI731745B (en) Embedded component structure and manufacturing method thereof
KR100813441B1 (en) Method of fabricating a printed circuit board having a fine line spacing pitch

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20121005

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130802

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130827

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130909

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees