TWI544850B - Manufacturing method of circuit structure embedded with heat-dissipation block - Google Patents

Manufacturing method of circuit structure embedded with heat-dissipation block Download PDF

Info

Publication number
TWI544850B
TWI544850B TW103122879A TW103122879A TWI544850B TW I544850 B TWI544850 B TW I544850B TW 103122879 A TW103122879 A TW 103122879A TW 103122879 A TW103122879 A TW 103122879A TW I544850 B TWI544850 B TW I544850B
Authority
TW
Taiwan
Prior art keywords
heat sink
build
core board
block
line
Prior art date
Application number
TW103122879A
Other languages
Chinese (zh)
Other versions
TW201603673A (en
Inventor
余丞博
李明嘉
Original Assignee
欣興電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 欣興電子股份有限公司 filed Critical 欣興電子股份有限公司
Priority to TW103122879A priority Critical patent/TWI544850B/en
Publication of TW201603673A publication Critical patent/TW201603673A/en
Application granted granted Critical
Publication of TWI544850B publication Critical patent/TWI544850B/en

Links

Description

內埋散熱塊的線路結構的製作方法 Circuit structure for embedded heat sink block

本發明是有關於一種線路結構的製作方法,且特別是一種有關於內埋散熱塊的線路結構的製作方法。 The present invention relates to a method of fabricating a wiring structure, and more particularly to a method of fabricating a wiring structure for a buried heat sink.

近年來,為了增加印刷電路板(printed circuit board,PCB)的應用,現已有許多技術是將印刷電路板製作成多層式的線路結構,以增加其內部用來線路佈局的空間。多層式的線路結構的製作方式是將由銅箔(copper foil)與半固化片(prepreg,pp)所組成的增層結構反覆堆疊並壓合於核心板(core board)上,以增加多層式的線路結構的內部佈線空間,並利用電鍍製程在各增層結構的盲孔中填充導電材料來導通各層。此外,許多不同種類的元件,例如是晶片、連接器、光電元件或是散熱元件等,也可依據需求配置在線路結構中,以增加線路結構的使用功能。 In recent years, in order to increase the application of printed circuit boards (PCBs), many techniques have been made to fabricate printed circuit boards into a multi-layered circuit structure to increase the space for wiring layout therein. The multi-layer circuit structure is formed by repeatedly stacking and bonding a layered structure composed of a copper foil and a prepreg (pp) to a core board to increase the multilayer wiring structure. The internal wiring space is filled with a conductive material in the blind holes of each build-up structure to conduct the layers by an electroplating process. In addition, many different types of components, such as wafers, connectors, optoelectronic components, or heat dissipating components, can also be placed in the wiring structure as needed to increase the use of the wiring structure.

以在線路結構中配置電子元件(例如是晶片)為例,由於電子元件在運作時會產生熱能,故線路結構中通常還會另配置 散熱塊(heat-dissipation block)來將電子元件的熱能傳遞至線路結構外。此外,為使線路結構具有更良好的散熱效率,線路結構還可另配置散熱器(heat sink)來協助散熱。在習知的內埋散熱塊的線路結構的製作方法中,散熱塊通常是在增層結構壓合於核心板上而形成完整的線路結構之後,才埋入貫穿線路結構的貫孔內。如此,散熱塊的尺寸較大,導致所需製作成本提高,且其散熱路徑較長。此外,電子元件與散熱器等元件通常是直接配置在線路結構的外表面上並連接至散熱塊,故線路結構在組裝上述元件後的組裝厚度變厚,而不利於線路結構的薄型化。 For example, in the case of arranging electronic components (for example, a wafer) in a line structure, since the electronic components generate heat during operation, the circuit structure is usually additionally configured. A heat-dissipation block transfers the thermal energy of the electronic components out of the line structure. In addition, in order to make the line structure have better heat dissipation efficiency, the line structure may be further configured with a heat sink to assist in heat dissipation. In the manufacturing method of the conventional buried heat sink circuit structure, the heat dissipation block is usually embedded in the through hole of the through-line structure after the build-up structure is pressed against the core plate to form a complete line structure. Thus, the size of the heat sink block is large, resulting in an increase in the required manufacturing cost and a long heat dissipation path. In addition, components such as electronic components and heat sinks are usually disposed directly on the outer surface of the wiring structure and connected to the heat dissipation block, so that the assembly thickness of the wiring structure after assembling the above components becomes thick, which is disadvantageous for the thinning of the wiring structure.

本發明提供一種內埋散熱塊的線路結構的製作方法,其可降低線路結構的製作成本,且可縮短線路結構的散熱路徑,並能降低線路結構的組裝厚度。 The invention provides a method for manufacturing a line structure of a buried heat dissipation block, which can reduce the manufacturing cost of the line structure, shorten the heat dissipation path of the line structure, and reduce the assembly thickness of the line structure.

本發明的內埋散熱塊的線路結構的製作方法包括下列步驟:提供一核心板,其中核心板包括一第一介電層與兩第一導電層,且兩第一導電層分別位在第一介電層的相對兩側。形成貫穿核心板的一貫孔。配置一散熱塊於貫孔內。形成兩內層線路於核心板的相對兩側。壓合至少一增層結構於核心板上,其中增層結構包括一第二介電層與一第二導電層,而第二介電層位在第二導電層與核心板之間。形成一凹槽於增層結構的一預定區域上,其中凹槽連通至對應的內層線路,並對應於散熱塊。 The method for fabricating the line structure of the embedded heat sink block of the present invention comprises the following steps: providing a core board, wherein the core board comprises a first dielectric layer and two first conductive layers, and the two first conductive layers are respectively located at the first The opposite sides of the dielectric layer. A consistent hole is formed through the core plate. A heat sink block is disposed in the through hole. Two inner layers are formed on opposite sides of the core board. And bonding at least one build-up structure to the core board, wherein the build-up structure comprises a second dielectric layer and a second conductive layer, and the second dielectric layer is between the second conductive layer and the core board. A recess is formed in a predetermined area of the build-up structure, wherein the recess communicates with the corresponding inner layer line and corresponds to the heat sink block.

本發明的內埋散熱塊的線路結構的製作方法包括下列步驟:提供一核心板,其中核心板包括一第一介電層與兩第一導電層,且兩第一導電層分別位在第一介電層的相對兩側。形成兩內層線路於核心板的相對兩側。壓合至少一增層結構於核心板上,其中增層結構包括一第二介電層與一第二導電層,而第二介電層位在第二導電層與核心板之間。形成一凹槽於增層結構的一預定區域上,且凹槽連通至對應的內層線路。形成貫穿核心板的一貫孔。配置一散熱塊於貫孔內,而凹槽對應於散熱塊。 The method for fabricating the line structure of the embedded heat sink block of the present invention comprises the following steps: providing a core board, wherein the core board comprises a first dielectric layer and two first conductive layers, and the two first conductive layers are respectively located at the first The opposite sides of the dielectric layer. Two inner layers are formed on opposite sides of the core board. And bonding at least one build-up structure to the core board, wherein the build-up structure comprises a second dielectric layer and a second conductive layer, and the second dielectric layer is between the second conductive layer and the core board. A recess is formed in a predetermined area of the buildup structure, and the recess is communicated to the corresponding inner layer line. A consistent hole is formed through the core plate. A heat sink block is disposed in the through hole, and the groove corresponds to the heat sink block.

在本發明的一實施例中,上述的凹槽的尺寸大於貫孔的尺寸。 In an embodiment of the invention, the size of the groove is larger than the size of the through hole.

在本發明的一實施例中,上述的內埋散熱塊的線路結構的製作方法更包括下列步驟:在壓合增層結構於核心板上的步驟之前,配置一離型膜於核心板上,且離型膜對應於增層結構的預定區域。在形成凹槽於增層結構的預定區域上的步驟中,增層結構的預定區域與離型膜被移除,以在增層結構上形成凹槽。 In an embodiment of the present invention, the method for fabricating the line structure of the buried heat sink further includes the following steps: disposing a release film on the core board before the step of pressing the build-up structure on the core board, And the release film corresponds to a predetermined region of the buildup structure. In the step of forming the groove on the predetermined region of the buildup structure, the predetermined region of the buildup structure and the release film are removed to form a groove on the buildup structure.

在本發明的一實施例中,上述的散熱塊的尺寸小於貫孔的尺寸。 In an embodiment of the invention, the heat sink block has a size smaller than a size of the through hole.

在本發明的一實施例中,上述的內埋散熱塊的線路結構的製作方法更包括下列步驟:配置一晶片於凹槽內,且晶片電性連接至對應的內層線路,或配置一散熱器於凹槽內,且散熱器連接散熱塊。 In an embodiment of the invention, the method for fabricating the buried heat sink circuit structure further includes the steps of: arranging a wafer in the recess, and electrically connecting the wafer to the corresponding inner layer line, or configuring a heat dissipation The device is inside the groove, and the heat sink is connected to the heat sink.

基於上述,本發明提供一種內埋散熱塊的線路結構的製 作方法,其將散熱塊配置在貫穿核心板的貫孔內,並在壓合於核心板上的增層結構上配置凹槽,且凹槽連通至核心板並對應於散熱塊。如此,相較於以往把散熱塊內埋於整個線路結構中的製作方法,本發明的內埋散熱塊的線路結構的製作方法可降低線路結構的製作成本,且可縮短線路結構的散熱路徑,並能降低線路結構應用於組裝其他元件時的組裝厚度。 Based on the above, the present invention provides a system for constructing a line structure of a buried heat sink block. In the method, the heat dissipation block is disposed in the through hole of the core plate, and the groove is disposed on the build-up structure pressed on the core plate, and the groove is connected to the core plate and corresponds to the heat dissipation block. In this way, compared with the conventional manufacturing method in which the heat dissipation block is buried in the entire circuit structure, the manufacturing method of the buried heat dissipation block circuit structure of the present invention can reduce the manufacturing cost of the circuit structure, and can shorten the heat dissipation path of the circuit structure. And can reduce the assembly thickness of the line structure used when assembling other components.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 The above described features and advantages of the invention will be apparent from the following description.

100、100a‧‧‧線路結構 100, 100a‧‧‧ line structure

110‧‧‧核心板 110‧‧‧ core board

112‧‧‧第一介電層 112‧‧‧First dielectric layer

114a、114b‧‧‧第一導電層 114a, 114b‧‧‧ first conductive layer

116‧‧‧貫孔 116‧‧‧through holes

118a、118b‧‧‧導電材料 118a, 118b‧‧‧ conductive materials

120‧‧‧散熱塊 120‧‧‧heat block

130a、130b‧‧‧內層線路 130a, 130b‧‧‧ inner line

140a、140b‧‧‧增層結構 140a, 140b‧‧‧ layered structure

142a、142b‧‧‧第二介電層 142a, 142b‧‧‧ second dielectric layer

144a、144b‧‧‧第二導電層 144a, 144b‧‧‧ second conductive layer

146a、146b‧‧‧凹槽 146a, 146b‧‧‧ grooves

148a、148b‧‧‧預定區域 148a, 148b‧‧‧Predetermined area

150‧‧‧晶片 150‧‧‧ wafer

160‧‧‧散熱器 160‧‧‧ radiator

W1、W2、W3‧‧‧寬度 W1, W2, W3‧‧‧ width

圖1A至圖1H是本發明一實施例的內埋散熱塊的線路結構的製作示意圖。 1A to 1H are schematic views showing the fabrication of a wiring structure of a buried heat sink according to an embodiment of the present invention.

圖2是圖1H的內埋散熱塊的線路結構在組裝其他元件後的示意圖。 2 is a schematic view of the wiring structure of the buried heat sink of FIG. 1H after assembling other components.

圖3A至圖3G是本發明另一實施例的內埋散熱塊的線路結構的製作示意圖。 3A to 3G are schematic views showing the fabrication of a wiring structure of a buried heat sink according to another embodiment of the present invention.

圖1A至圖1H是本發明一實施例的內埋散熱塊的線路結構的製作示意圖。請參考圖1A至圖1H,在本實施例中,內埋散熱塊的線路結構100(繪示於圖1H)的製作方法包括下列步驟: 在步驟S110中,提供核心板110。在步驟S120中,形成貫穿核心板110的貫孔116。在步驟S130中,配置散熱塊120於貫孔116內。在步驟S140中,形成兩內層線路130a與130b於核心板110的相對兩側。在步驟S150中,壓合增層結構140a與140b於核心板110上。在步驟S160中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上,其中凹槽146a與146b連通至對應的內層線路130a與130b,並對應於散熱塊120。以下將以文字搭配圖1A至圖1H依序說明上述步驟。 1A to 1H are schematic views showing the fabrication of a wiring structure of a buried heat sink according to an embodiment of the present invention. Referring to FIG. 1A to FIG. 1H, in the embodiment, the manufacturing method of the buried heat sink block structure 100 (shown in FIG. 1H) includes the following steps: In step S110, the core board 110 is provided. In step S120, a through hole 116 is formed through the core plate 110. In step S130, the heat slug 120 is disposed in the through hole 116. In step S140, two inner layer lines 130a and 130b are formed on opposite sides of the core board 110. In step S150, the build-up structures 140a and 140b are pressed onto the core board 110. In step S160, grooves 146a and 146b are formed on predetermined regions 148a and 148b of build-up structures 140a and 140b, wherein grooves 146a and 146b are in communication with corresponding inner layer lines 130a and 130b and correspond to heat sink block 120. The above steps will be described in order with the text in conjunction with FIGS. 1A to 1H.

首先,請參考圖1A,在步驟S110中,提供核心板110。具體而言,在本實施例中,核心板110包括第一介電層112與兩第一導電層114a與114b,且兩第一導電層114a與114b分別位在第一介電層112的相對兩側。第一介電層112的材質例如是半固化膠片(prepreg,pp)或其他適用的介電材料,而第一導電層114a與114b的材質例如是銅箔(copper foil)或其他適用的導電材料。因此,核心板110可採用銅箔基板(copper clad laminate,CCL)或其他具有上述組成的基板。然而,本發明不限制核心板110的種類以及第一介電層112、第一導電層114a與114b的材質與形成方式,其可依據需求調整。 First, referring to FIG. 1A, in step S110, the core board 110 is provided. Specifically, in the embodiment, the core board 110 includes a first dielectric layer 112 and two first conductive layers 114a and 114b, and the two first conductive layers 114a and 114b are respectively located on the first dielectric layer 112. On both sides. The material of the first dielectric layer 112 is, for example, a prepreg (pp) or other suitable dielectric material, and the material of the first conductive layers 114a and 114b is, for example, a copper foil or other suitable conductive material. . Therefore, the core board 110 may be a copper clad laminate (CCL) or other substrate having the above composition. However, the present invention does not limit the kind of the core board 110 and the material and formation manner of the first dielectric layer 112 and the first conductive layers 114a and 114b, which can be adjusted according to requirements.

接著,請參考圖1B,在步驟S120中,形成貫穿核心板110的貫孔116。具體而言,在本實施例中,貫孔116形成於核心板110上,並貫穿核心板110。形成貫孔116的步驟可以是機械鑽孔(mechanical drill)製程、雷射鑽孔(laser drill)製程或其他適 用的製程,本發明不限制形成貫孔116的方式。 Next, referring to FIG. 1B, in step S120, a through hole 116 is formed through the core plate 110. Specifically, in the embodiment, the through hole 116 is formed on the core plate 110 and penetrates the core plate 110. The step of forming the through hole 116 may be a mechanical drill process, a laser drill process or the like. The process used does not limit the manner in which the through holes 116 are formed.

接著,請參考圖1C,在步驟S130中,配置散熱塊120於貫孔116內。具體而言,在本實施例中,散熱塊120的材質為金屬,較佳地是採用散熱性良好的金屬,例如是銅(copper),但本發明不限制散熱塊120的材質。此外,在本實施例中,散熱塊120的尺寸小於貫孔116的尺寸。更進一步地說,散熱塊120的尺寸略小於貫孔116的尺寸,其尺寸比例例如是介於0.8至1之間,但其實際尺寸可依據需求調整。據此,散熱塊120可順利填入貫孔116中,且散熱塊120可接觸貫孔116的內表面而定位於貫孔116中。據此,本實施例不需使用額外的黏著層,即可將散熱塊120固定在貫孔116內。 Next, referring to FIG. 1C , in step S130 , the heat dissipation block 120 is disposed in the through hole 116 . Specifically, in the present embodiment, the material of the heat dissipation block 120 is metal, and preferably a metal having good heat dissipation property, for example, copper, but the material of the heat dissipation block 120 is not limited by the present invention. Further, in the present embodiment, the size of the heat dissipation block 120 is smaller than the size of the through hole 116. Furthermore, the size of the heat sink block 120 is slightly smaller than the size of the through hole 116, and the size ratio thereof is, for example, between 0.8 and 1, but the actual size thereof can be adjusted according to requirements. Accordingly, the heat dissipation block 120 can be smoothly filled into the through hole 116, and the heat dissipation block 120 can be positioned in the through hole 116 by contacting the inner surface of the through hole 116. Accordingly, in this embodiment, the heat dissipation block 120 can be fixed in the through hole 116 without using an additional adhesive layer.

接著,請參考圖1D,在配置散熱塊120於貫孔116內的步驟(步驟S130)之後,以及形成兩內層線路130a與130b於核心板110的相對兩側的步驟(步驟S140)之前,先分別配置導電材料118a與118b於第一導電層114a與114b上。具體而言,在本實施例中,導電材料118a與118b例如是銅或其他適用的導電材料,而導電材料118a與118b透過電鍍(electroplating)製程或其他適用的製程形成在第一導電層114a與114b上,並覆蓋散熱塊120。再者,核心板110可事先配置未繪示的導電孔,而導電材料118a與118b填入導電孔中而彼此電性連接。如此,可使分別位在第一介電層112的相對兩側的兩第一導電層114a與114b透過導電材料118a與118b與導電孔彼此電性連接。然而,本發明不限 制導電材料118a與118b的材質、形成方式及配置與否,其可依據需求作調整。 Next, referring to FIG. 1D, after the step of disposing the heat dissipation block 120 in the through hole 116 (step S130), and before the step of forming the two inner layer lines 130a and 130b on opposite sides of the core board 110 (step S140), Conductive materials 118a and 118b are first disposed on first conductive layers 114a and 114b, respectively. Specifically, in the present embodiment, the conductive materials 118a and 118b are, for example, copper or other suitable conductive materials, and the conductive materials 118a and 118b are formed on the first conductive layer 114a through an electroplating process or other suitable processes. On the 114b, and covering the heat sink block 120. Furthermore, the core board 110 may be configured with conductive holes not shown, and the conductive materials 118a and 118b are filled in the conductive holes to be electrically connected to each other. In this way, the two first conductive layers 114a and 114b respectively located on opposite sides of the first dielectric layer 112 can be electrically connected to each other through the conductive materials 118a and 118b and the conductive holes. However, the invention is not limited The materials, formation methods and configurations of the conductive materials 118a and 118b can be adjusted according to requirements.

接著,請參考圖1E,在步驟S140中,形成兩內層線路130a與130b於核心板110的相對兩側。具體而言,在本實施例中,核心板110的第一導電層114a與配置於其上的導電材料118a可依據所需的線路佈局進行圖案化,以形成內層線路130a,其中圖案化第一導電層114a與導電材料118a的步驟例如是蝕刻(etching)製程或其他適用的製程,而使內層線路130a具有彼此連接的導電圖案與導線。類似地,核心板110的第一導電層114b與配置於其上的導電材料118b可依據所需的線路佈局進行圖案化,以形成具有彼此連接的導電圖案與導線的內層線路130b。此外,由於本實施例的散熱塊120採用金屬,故散熱塊120除了具有良好的散熱性之外,亦具有導電性。據此,內層線路130a與130b可藉由散熱塊120彼此電性連接,或者藉由填入前述導電孔內的導電材料118a與118b而彼此電性連接。 Next, referring to FIG. 1E, in step S140, two inner layer lines 130a and 130b are formed on opposite sides of the core board 110. Specifically, in this embodiment, the first conductive layer 114a of the core board 110 and the conductive material 118a disposed thereon may be patterned according to a required line layout to form an inner layer line 130a, wherein the patterning The step of a conductive layer 114a and the conductive material 118a is, for example, an etching process or other suitable process, such that the inner layer line 130a has conductive patterns and wires connected to each other. Similarly, the first conductive layer 114b of the core board 110 and the conductive material 118b disposed thereon may be patterned in accordance with a desired line layout to form an inner layer line 130b having conductive patterns and wires connected to each other. In addition, since the heat dissipation block 120 of the present embodiment uses metal, the heat dissipation block 120 has electrical conductivity in addition to good heat dissipation. Accordingly, the inner layer lines 130a and 130b may be electrically connected to each other by the heat dissipation block 120, or may be electrically connected to each other by the conductive materials 118a and 118b filled in the conductive holes.

此外,本實施例的內埋散熱塊120的線路結構100的製作方法是:先形成貫孔116(步驟S120),並配置散熱塊120於貫孔116內(步驟S130),之後才形成兩內層線路130a與130b(步驟S140)。然而,在其他未繪示的實施例中,內埋散熱塊120的線路結構100的製作方法可以是:先形成貫孔116(步驟S120),並形成兩內層線路130a與130b(步驟S140),之後才配置散熱塊120於貫孔116內(步驟S130)。或者,內埋散熱塊120的線路結構 100的製作方法也可以是:先形成兩內層線路130a與130b(步驟S140),並形成貫孔116(步驟S120),之後才配置散熱塊120於貫孔116內(步驟S130)。換言之,本發明不限制先形成貫孔116(步驟S120)還是先形成兩內層線路130a與130b(步驟S140),其可依據需求作調整。然而,如本實施例先形成貫孔116並配置散熱塊120,之後才形成兩內層線路130a與130b,可避免內層線路130a與130b在貫孔116與散熱塊120的配置過程中損毀。 In addition, the circuit structure 100 of the buried heat dissipating block 120 of the present embodiment is formed by first forming the through hole 116 (step S120), and arranging the heat dissipating block 120 in the through hole 116 (step S130), and then forming two inner portions. The layer lines 130a and 130b (step S140). However, in other embodiments not shown, the line structure 100 of the buried heat sink 120 may be formed by first forming a through hole 116 (step S120) and forming two inner layer lines 130a and 130b (step S140). Then, the heat sink block 120 is disposed in the through hole 116 (step S130). Or, the line structure of the buried heat sink 120 The manufacturing method of 100 may be: first forming two inner layer lines 130a and 130b (step S140), and forming a through hole 116 (step S120), and then disposing the heat dissipation block 120 in the through hole 116 (step S130). In other words, the present invention does not limit whether the through holes 116 are formed first (step S120) or the two inner layer lines 130a and 130b are formed first (step S140), which can be adjusted as needed. However, as in this embodiment, the through holes 116 are formed first and the heat dissipation block 120 is disposed, and then the two inner layer lines 130a and 130b are formed, so that the inner layer lines 130a and 130b are prevented from being damaged during the arrangement of the through holes 116 and the heat dissipation block 120.

接著,請參考圖1F,在步驟S150中,壓合增層結構140a與140b於核心板110上。具體而言,在本實施例中,增層結構140a與140b的數量是以兩個為例,且增層結構140a與140b分別配置在核心板110的相對兩側,但本發明並不限制增層結構140a與140b的數量,其可依據需求作調整。增層結構140a包括第二介電層142a與第二導電層144a,其中第二介電層142a位在第二導電層144a與核心板110之間,並覆蓋內層線路130a。類似地,增層結構140b包括第二介電層142b與第二導電層144b,其中第二介電層142b位在第二導電層144b與核心板110之間,並覆蓋內層線路130b。再者,本實施例的第二介電層142a與142b的材質例如是半固化膠片或其他適用的介電材料,而第二導電層144a與144b的材質例如是銅箔或其他適用的導電材料,但本發明不限於上述實施方式。 Next, referring to FIG. 1F, in step S150, the build-up structures 140a and 140b are pressed onto the core board 110. Specifically, in this embodiment, the number of the build-up structures 140a and 140b is exemplified by two, and the build-up structures 140a and 140b are respectively disposed on opposite sides of the core board 110, but the present invention does not limit the increase. The number of layer structures 140a and 140b can be adjusted as needed. The build-up structure 140a includes a second dielectric layer 142a and a second conductive layer 144a, wherein the second dielectric layer 142a is located between the second conductive layer 144a and the core board 110 and covers the inner layer line 130a. Similarly, the build-up structure 140b includes a second dielectric layer 142b and a second conductive layer 144b, wherein the second dielectric layer 142b is located between the second conductive layer 144b and the core board 110 and covers the inner layer line 130b. Furthermore, the material of the second dielectric layers 142a and 142b of the embodiment is, for example, a pre-cured film or other suitable dielectric material, and the material of the second conductive layers 144a and 144b is, for example, copper foil or other suitable conductive material. However, the present invention is not limited to the above embodiment.

最後,請參考圖1G與圖1H,在步驟S160中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上, 其中凹槽146a與146b連通至對應的內層線路130a與130b,並對應於散熱塊120。具體而言,在本實施例中,凹槽146a、146b貫穿對應的增層結構140a、140b,以連通至對應的內層線路130a與130b。其中,由於各增層結構140a、140b各自具有第二介電層142a、142b與第二導電層144a、144b,且第二介電層142a、142b與第二導電層144a、144b的材質不同,故各凹槽146a、146b可藉由兩道製程分別形成於對應的增層結構140a、140b上。首先,如圖1G所示,移除第二導電層144a對應於預定區域148a的部分,並移除第二導電層144b對應於預定區域148b的部分。預定區域148a與148b可視為是增層結構140a與140b上對應形成凹槽146a與146b的區域。再者,移除部分第二導電層144a與144b的步驟例如是雷射鑽孔製程或其他適用的製程,但本發明不以此為限制。之後,如圖1H所示,移除第二介電層142a對應於預定區域148a的部分,並移除第二介電層142b對應於預定區域148b的部分。類似地,移除部分第二介電層142a與142b的步驟例如是雷射鑽孔製程或其他適用的製程,但本發明不以此為限制。如此,增層結構140a與140b被移除的部分(即預定區域148a與148b)可對應形成凹槽146a與146b。至此,已初步完成本實施例的內埋散熱塊120的線路結構100。 Finally, referring to FIG. 1G and FIG. 1H, in step S160, grooves 146a and 146b are formed on predetermined regions 148a and 148b of the build-up structures 140a and 140b, The grooves 146a and 146b are in communication with the corresponding inner layer lines 130a and 130b and correspond to the heat dissipation block 120. Specifically, in the present embodiment, the grooves 146a, 146b extend through the corresponding build-up structures 140a, 140b to communicate to the corresponding inner layer lines 130a and 130b. Wherein, each of the build-up structures 140a, 140b has a second dielectric layer 142a, 142b and a second conductive layer 144a, 144b, and the second dielectric layer 142a, 142b and the second conductive layer 144a, 144b are different in material, Therefore, each of the grooves 146a, 146b can be formed on the corresponding build-up structure 140a, 140b by two processes. First, as shown in FIG. 1G, the portion of the second conductive layer 144a corresponding to the predetermined region 148a is removed, and the portion of the second conductive layer 144b corresponding to the predetermined region 148b is removed. The predetermined regions 148a and 148b can be considered to be regions on the build-up structures 140a and 140b that correspondingly form the recesses 146a and 146b. Moreover, the step of removing portions of the second conductive layers 144a and 144b is, for example, a laser drilling process or other suitable process, but the invention is not limited thereto. Thereafter, as shown in FIG. 1H, the portion of the second dielectric layer 142a corresponding to the predetermined region 148a is removed, and the portion of the second dielectric layer 142b corresponding to the predetermined region 148b is removed. Similarly, the step of removing portions of the second dielectric layers 142a and 142b is, for example, a laser drilling process or other suitable process, but the invention is not limited thereto. As such, the portions of the build-up structures 140a and 140b that are removed (ie, the predetermined regions 148a and 148b) may correspond to the recesses 146a and 146b. So far, the line structure 100 of the buried heat sink 120 of the present embodiment has been initially completed.

此外,在步驟S160中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上的步驟是將增層結構140a與140b(包括第二導電層144a、144b與第二介電層142a、 142b)對應於預定區域148a、148b的部分移除。據此,為使移除部分增層結構140a與140b的步驟更為簡易,在本實施例中,內埋散熱塊120的線路結構100的製作方法更包括下列步驟:在壓合增層結構140a與140b於核心板110上的步驟(步驟S150)之前,配置未繪示的離型膜於核心板110上,且離型膜對應於增層結構140a與140b的預定區域148a、148b。換言之,在本實施例中,在壓合增層結構140a與140b於核心板110上的步驟(步驟S150)之前,先將一離型膜配置在核心板110與增層結構140a的預定區域148a之間,並將另一離型膜配置在核心板110與增層結構140b的預定區域148b之間。離形膜在核心板110上的投影面積大致等於預定區域148a與148b在核心板110上的投影面積。之後,在壓合增層結構140a與140b於核心板110上的步驟(步驟S150)中,增層結構140a與140b對應於預定區域148a與148b的部分配置在離形膜上。如此,在形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上的步驟(步驟S160)中,增層結構140a與140b的預定區域148a與148b可連同對應的離形膜一併移除,但增層結構140a與140b未接觸離形膜的其他部分仍配置在核心板110上並覆蓋對應的內層線路130a與130b。此外,由於本實施例是以兩層增層結構140a與140b為例,故本實施例亦採用兩層離形膜,但在其他僅配置一層增層結構140a與140b的實施例中,離形膜的數量也可隨之調整為一層,本發明不以此為限制。 Further, in step S160, the steps of forming the recesses 146a and 146b on the predetermined regions 148a and 148b of the build-up structures 140a and 140b are to add the build-up structures 140a and 140b (including the second conductive layers 144a, 144b and the second dielectric layer). Electrical layer 142a, 142b) is partially removed corresponding to the predetermined regions 148a, 148b. Accordingly, in order to make the step of removing the partial build-up structures 140a and 140b easier, in the present embodiment, the method for fabricating the line structure 100 of the buried heat sink 120 further includes the following steps: pressing the build-up structure 140a Before the step of 140b on the core board 110 (step S150), a release film not shown is disposed on the core board 110, and the release film corresponds to the predetermined areas 148a, 148b of the build-up structures 140a and 140b. In other words, in the present embodiment, before the step of pressing the build-up structures 140a and 140b on the core board 110 (step S150), a release film is disposed in the predetermined area 148a of the core board 110 and the build-up structure 140a. Between and another release film is disposed between the core plate 110 and the predetermined region 148b of the build-up structure 140b. The projected area of the release film on the core panel 110 is substantially equal to the projected area of the predetermined regions 148a and 148b on the core panel 110. Thereafter, in the step of pressing the build-up structures 140a and 140b on the core board 110 (step S150), portions of the build-up structures 140a and 140b corresponding to the predetermined areas 148a and 148b are disposed on the release film. Thus, in the step of forming the recesses 146a and 146b on the predetermined regions 148a and 148b of the build-up structures 140a and 140b (step S160), the predetermined regions 148a and 148b of the build-up structures 140a and 140b may be associated with the corresponding release film. Also removed, but other portions of the build-up structures 140a and 140b that are not in contact with the release film are still disposed on the core panel 110 and cover the corresponding inner layer traces 130a and 130b. In addition, since the present embodiment is exemplified by the two-layer build-up structures 140a and 140b, the present embodiment also employs two-layer release film, but in other embodiments in which only one build-up structure 140a and 140b is disposed, the form is off-line. The number of membranes can also be adjusted to one layer, and the invention is not limited thereto.

圖2是圖1H的內埋散熱塊的線路結構在組裝其他元件後的示意圖。請參考圖2,在本實施例中,內埋散熱塊120的線路結構100還可依據需求配置適用的電子元件,例如是晶片150,以增加內埋散熱塊120的線路結構100的使用功能。此外,在配置晶片150或其他電子元件的實施例中,內埋散熱塊120的線路結構100還可依據需求配置散熱器160,來增加內埋散熱塊120的線路結構100的散熱效率。具體而言,在本實施例中,凹槽146a與146b的尺寸(例如是以寬度W1與W2表示)大於貫孔116的尺寸(例如是以寬度W3表示),其尺寸比例例如是介於1.5至2之間,但其實際尺寸可依據需求調整。如此,晶片150、散熱器160或其他適用的元件可配置於凹槽146a與146b內,並連接至內埋散熱塊120的線路結構100。 2 is a schematic view of the wiring structure of the buried heat sink of FIG. 1H after assembling other components. Referring to FIG. 2 , in the embodiment, the line structure 100 of the buried heat sink 120 can also be configured with applicable electronic components, such as the wafer 150 , to increase the use function of the line structure 100 of the buried heat sink 120 . In addition, in the embodiment in which the wafer 150 or other electronic components are disposed, the wiring structure 100 of the buried heat sink 120 can also configure the heat sink 160 according to requirements to increase the heat dissipation efficiency of the wiring structure 100 of the buried heat sink 120. Specifically, in the present embodiment, the dimensions of the grooves 146a and 146b (for example, represented by the widths W1 and W2) are larger than the size of the through hole 116 (for example, represented by the width W3), and the size ratio thereof is, for example, 1.5. Between 2, but the actual size can be adjusted according to demand. As such, the wafer 150, heat sink 160, or other suitable components can be disposed within the recesses 146a and 146b and connected to the wiring structure 100 that houses the thermal block 120.

更進一步地說,在本實施例中,內埋散熱塊120的線路結構100的製作方法更包括下列步驟:配置晶片150於凹槽146a內,且晶片150電性連接至對應的內層線路130a;配置散熱器160於凹槽146b內,且散熱器160連接散熱塊120。換言之,由於本實施例的內埋散熱塊120的線路結構100具有兩個凹槽146a與146b,故其可依據需求配置兩個元件,例如本實施例所採用的晶片150與散熱器160。然而,本發明不限制配置在凹槽146a與146b內的元件種類,亦不限制晶片150與散熱器160的配置與否。由於晶片150配置在凹槽146a內,並電性連接至位在核心板110上的內層線路130a,故晶片150在運作時所產生的熱能可透過散熱 性良好的散熱塊120往核心板110的另一側傳遞。此外,由於本實施例的另一凹槽146b配置有散熱器160,故晶片150所產生的熱能在透過散熱塊120往核心板110的另一側傳遞之後,更可藉由散熱器160傳遞至內核心板110外。如此,內埋散熱塊120的線路結構100具有良好的散熱效果。 Further, in the embodiment, the manufacturing method of the wiring structure 100 for embedding the heat dissipation block 120 further includes the steps of: arranging the wafer 150 in the recess 146a, and electrically connecting the wafer 150 to the corresponding inner layer line 130a. The heat sink 160 is disposed in the recess 146b, and the heat sink 160 is connected to the heat sink block 120. In other words, since the wiring structure 100 of the buried heat sink 120 of the present embodiment has two recesses 146a and 146b, it can be configured with two components, such as the wafer 150 and the heat sink 160 used in the present embodiment. However, the present invention does not limit the types of components disposed in the recesses 146a and 146b, nor does it limit the configuration of the wafer 150 and the heat sink 160. Since the wafer 150 is disposed in the recess 146a and electrically connected to the inner layer line 130a located on the core board 110, the heat generated by the wafer 150 during operation is transparent. The heat sink block 120 is transferred to the other side of the core board 110. In addition, since the other recess 146b of the embodiment is provided with the heat sink 160, the heat generated by the wafer 150 can be transmitted to the other side of the core board 110 through the heat sink 120, and then transmitted to the heat sink 160. The inner core board 110 is outside. As such, the line structure 100 of the buried heat sink 120 has a good heat dissipation effect.

再者,相較於以往將散熱塊配置於整個線路結構內的製作方法,本實施例的散熱塊120僅配置在核心板110上,故其長度大致上等於核心板110的厚度。如此,本實施例的內埋散熱塊120的線路結構100的製作方法可降低線路結構100的製作成本,並可縮短線路結構100的散熱路徑。此外,相較於以往將晶片與散熱器等元件直接配置在線路結構的外表面上的製作方法,本實施例將晶片150與散熱器160配置在凹槽146a或146b內。據此,本實施例的內埋散熱塊120的線路結構100的製作方法能降低線路結構100的組裝厚度。 Furthermore, the heat dissipation block 120 of the present embodiment is disposed only on the core plate 110 as compared with the conventional method of disposing the heat dissipation block in the entire circuit structure, so that the length thereof is substantially equal to the thickness of the core plate 110. As described above, the manufacturing method of the line structure 100 of the buried heat sink 120 of the present embodiment can reduce the manufacturing cost of the line structure 100 and shorten the heat dissipation path of the line structure 100. Further, in the present embodiment, the wafer 150 and the heat sink 160 are disposed in the recess 146a or 146b as compared with the conventional method of directly disposing an element such as a wafer and a heat sink on the outer surface of the wiring structure. Accordingly, the method of fabricating the line structure 100 of the buried heat sink 120 of the present embodiment can reduce the assembly thickness of the line structure 100.

圖3A至圖3G是本發明另一實施例的內埋散熱塊的線路結構的製作示意圖。請參考圖3A至圖3G,在本實施例中,內埋散熱塊的線路結構100a(繪示於圖3G)的製作方法包括下列步驟:在步驟S210中,提供核心板110。在步驟S220中,形成兩內層線路130a與130b於核心板110的相對兩側。在步驟S230中,壓合增層結構140a與140b於核心板110上。在步驟S240中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上,且凹槽146a與146b連通至對應的內層線路130a與 130b。在步驟S250中,形成貫穿核心板110的貫孔116。在步驟S260中,配置散熱塊120於貫孔116內,而凹槽146a與146b對應於散熱塊120。以下將以文字搭配圖3A至圖3G依序說明上述步驟。 3A to 3G are schematic views showing the fabrication of a wiring structure of a buried heat sink according to another embodiment of the present invention. Referring to FIG. 3A to FIG. 3G, in the embodiment, the manufacturing method of the buried heat dissipation block line structure 100a (shown in FIG. 3G) includes the following steps: In step S210, the core board 110 is provided. In step S220, two inner layer lines 130a and 130b are formed on opposite sides of the core board 110. In step S230, the build-up structures 140a and 140b are pressed onto the core board 110. In step S240, grooves 146a and 146b are formed on predetermined regions 148a and 148b of the build-up structures 140a and 140b, and the grooves 146a and 146b are communicated to the corresponding inner layer line 130a and 130b. In step S250, a through hole 116 penetrating the core plate 110 is formed. In step S260, the heat slug 120 is disposed in the through hole 116, and the grooves 146a and 146b correspond to the heat slug 120. The above steps will be described in order with the text in conjunction with FIG. 3A to FIG. 3G.

首先,請參考圖3A,在步驟S210中,提供核心板110。在本實施例中,具體而言,在本實施例中,核心板110包括第一介電層112與兩第一導電層114a與114b,且兩第一導電層114a與114b分別位在第一介電層112的相對兩側。有關核心板110的實施方式可參考前述步驟S110的說明,在此不多加贅述。 First, referring to FIG. 3A, in step S210, the core board 110 is provided. In this embodiment, specifically, in the embodiment, the core board 110 includes a first dielectric layer 112 and two first conductive layers 114a and 114b, and the two first conductive layers 114a and 114b are respectively located at the first The opposite sides of the dielectric layer 112. For the implementation of the core board 110, reference may be made to the description of the foregoing step S110, and details are not described herein.

接著,請參考圖3B與圖3C,在步驟S220中,形成兩內層線路130a與130b。具體而言,在本實施例中,在形成兩內層線路130a與130b於核心板110的相對兩側的步驟(步驟S220)之前,先分別配置導電材料118a與118b於第一導電層114a與114b上(如圖3B所示)。導電材料118a與118b例如是銅或其他適用的導電材料,並透過電鍍製程或其他適用的製程形成在第一導電層114a與114b上。此外,核心板110上亦可配置未繪示的導電孔,而導電材料118a與118b填入導電孔中,以使後續所形成的內層線路130a與130b彼此電性連接。之後,在步驟S220中,藉由蝕刻製程或其他適用的製程依據所需的線路佈局圖案化兩第一導電層114a與114b與配置於其上的導電材料118a與118b,以藉由兩第一導電層114a與114b與導電材料118a與118b形成兩內層線路130a與130b(如圖3C所示)。有關內層線路130a與130b 的實施方式可參考圖1D至圖1E以及步驟S140的說明,在此不多加贅述。 Next, referring to FIG. 3B and FIG. 3C, in step S220, two inner layer lines 130a and 130b are formed. Specifically, in this embodiment, before the steps of forming the two inner layer lines 130a and 130b on opposite sides of the core board 110 (step S220), the conductive materials 118a and 118b are respectively disposed on the first conductive layer 114a and On 114b (as shown in Figure 3B). Conductive materials 118a and 118b are, for example, copper or other suitable electrically conductive material and are formed on first conductive layers 114a and 114b by an electroplating process or other suitable process. In addition, conductive holes (not shown) may be disposed on the core board 110, and the conductive materials 118a and 118b are filled in the conductive holes to electrically connect the subsequently formed inner layer lines 130a and 130b to each other. Thereafter, in step S220, the two first conductive layers 114a and 114b and the conductive materials 118a and 118b disposed thereon are patterned according to the required line layout by an etching process or other applicable process to obtain the first Conductive layers 114a and 114b and conductive materials 118a and 118b form two inner layer lines 130a and 130b (as shown in Figure 3C). Related inner layer lines 130a and 130b For the implementation of the embodiment, reference may be made to the descriptions of FIG. 1D to FIG. 1E and step S140, and details are not described herein.

接著,請參考圖3D,在步驟S230中,壓合增層結構140a與140b於核心板110上。具體而言,在本實施例中,增層結構140a與140b的數量是以兩個為例,且增層結構140a與140b分別配置在核心板110的相對兩側,但本發明並不限制增層結構140a與140b的數量。增層結構140a包括第二介電層142a與第二導電層144a,其中第二介電層142a位在第二導電層144a與核心板110之間,並覆蓋內層線路130a。類似地,增層結構140b包括第二介電層142b與第二導電層144b,其中第二介電層142b位在第二導電層144b與核心板110之間,並覆蓋內層線路130b。有關增層結構140a與140b的實施方式可參考圖1F以及步驟S150的說明,在此不多加贅述。 Next, referring to FIG. 3D, in step S230, the build-up structures 140a and 140b are pressed onto the core board 110. Specifically, in this embodiment, the number of the build-up structures 140a and 140b is exemplified by two, and the build-up structures 140a and 140b are respectively disposed on opposite sides of the core board 110, but the present invention does not limit the increase. The number of layer structures 140a and 140b. The build-up structure 140a includes a second dielectric layer 142a and a second conductive layer 144a, wherein the second dielectric layer 142a is located between the second conductive layer 144a and the core board 110 and covers the inner layer line 130a. Similarly, the build-up structure 140b includes a second dielectric layer 142b and a second conductive layer 144b, wherein the second dielectric layer 142b is located between the second conductive layer 144b and the core board 110 and covers the inner layer line 130b. For the implementation of the layered structures 140a and 140b, reference may be made to the description of FIG. 1F and step S150, and details are not described herein.

接著,請參考圖3E,在步驟S240中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上,且凹槽146a與146b連通至對應的內層線路130a與130b。具體而言,在本實施例中,形成凹槽146a與146b於增層結構140a與140b的預定區域148a與148b上的步驟是將增層結構140a與140b(包括第二導電層144a、144b與第二介電層142a、142b)對應於預定區域148a與148b的部分移除,以形成凹槽146a與146b,其中凹槽146a與146b貫穿對應的增層結構140a與140b,以連通至對應的內層線路130a與130b。此外,移除部分第二導電層144a與144b 的步驟與移除部分第二介電層142a與142b的步驟可藉由兩道製程分別執行,進而在增層結構140a與140b的預定區域148a與148b上對應形成凹槽146a與146b。此外,為使形成凹槽146a與146b的步驟更為簡易,亦可事先將未繪示的離型膜配置於核心板110上,而使增層結構140a與140b對應於預定區域148a與148b的部分壓合在離形膜上。如此,在形成凹槽146a與146b的步驟(步驟S240)中,增層結構140a與140b的預定區域148a與148b可連同離形膜一併移除,但增層結構140a與140b未接觸離形膜的其他部分仍配置覆蓋在對應的內層線路130a與130b上。有關凹槽146a與146b的形成方式可參考圖1G與圖1H以及步驟S160的說明,在此不多加贅述。 Next, referring to FIG. 3E, in step S240, grooves 146a and 146b are formed on predetermined regions 148a and 148b of the build-up structures 140a and 140b, and the grooves 146a and 146b are communicated to the corresponding inner layer lines 130a and 130b. Specifically, in the present embodiment, the steps of forming the recesses 146a and 146b on the predetermined regions 148a and 148b of the build-up structures 140a and 140b are to add the build-up structures 140a and 140b (including the second conductive layers 144a, 144b). The second dielectric layer 142a, 142b) is partially removed corresponding to the predetermined regions 148a and 148b to form recesses 146a and 146b, wherein the recesses 146a and 146b extend through the corresponding build-up structures 140a and 140b to communicate to corresponding Inner layer lines 130a and 130b. In addition, a portion of the second conductive layers 144a and 144b are removed. The steps of removing the portions of the second dielectric layers 142a and 142b may be performed separately by two processes, and the recesses 146a and 146b are formed correspondingly on the predetermined regions 148a and 148b of the build-up structures 140a and 140b. In addition, in order to make the steps of forming the grooves 146a and 146b easier, the release film (not shown) may be disposed on the core board 110 in advance, and the build-up structures 140a and 140b may correspond to the predetermined areas 148a and 148b. Partially pressed onto the release film. Thus, in the step of forming the grooves 146a and 146b (step S240), the predetermined regions 148a and 148b of the build-up structures 140a and 140b may be removed together with the release film, but the build-up structures 140a and 140b are not in contact with the release. Other portions of the film are still disposed overlying the corresponding inner layer lines 130a and 130b. For the manner of forming the grooves 146a and 146b, reference may be made to the descriptions of FIG. 1G and FIG. 1H and step S160, and details are not described herein.

接著,請參考圖3F,在步驟S250中,形成貫穿核心板110的貫孔116。具體而言,在本實施例中,貫孔116形成於核心板110上,其中形成貫孔116的步驟可以是機械鑽孔製程、雷射鑽孔製程或其他適用的製程,本發明不限制形成貫孔116的方式。此外,在本實施例中,貫孔116對應於凹槽146a與146b,並連通凹槽146a與146b,且凹槽146a與146b的尺寸大於貫孔116的尺寸,其尺寸比例例如是介於1.5至2之間,但本發明不限於此,其實際尺寸可依據需求調整。有關貫孔116的形成方式可參考圖1B以及步驟S120的說明,在此不多加贅述。 Next, referring to FIG. 3F, in step S250, a through hole 116 is formed through the core plate 110. Specifically, in the embodiment, the through hole 116 is formed on the core plate 110, wherein the step of forming the through hole 116 may be a mechanical drilling process, a laser drilling process or other applicable processes, and the invention is not limited to the formation. The way of the through hole 116. In addition, in the present embodiment, the through holes 116 correspond to the grooves 146a and 146b and communicate with the grooves 146a and 146b, and the sizes of the grooves 146a and 146b are larger than the size of the through holes 116, and the size ratio thereof is, for example, 1.5. Between 2, but the invention is not limited thereto, and the actual size can be adjusted according to requirements. For the manner of forming the through hole 116, reference may be made to the description of FIG. 1B and step S120, and details are not described herein.

最後,請參考圖3G,在步驟S260中,配置散熱塊120於貫孔116內,而凹槽146a與146b對應於散熱塊120。具體而言, 在本實施例中,散熱塊120的材質為金屬,較佳地是採用散熱性良好的金屬,例如是銅,且散熱塊120的尺寸略小於貫孔116的尺寸,例如是尺寸比例例如是介於0.8至1之間。然而,本發明不限於上述實施方式,散熱塊120的材質與尺寸可依據需求調整。由於散熱塊120的尺寸略小於貫孔116的尺寸,故散熱塊120可順利填入貫孔116中,且其可接觸貫孔116的內表面而定位於貫孔116中。據此,本實施不需使用額外的黏著層,即可將散熱塊120固定在貫孔116內。有關散熱塊120的配置方式可參考圖1C以及步驟S130的說明,在此不多加贅述。至此,已初步完成本實施例的內埋散熱塊120的線路結構100a。相較於以往將散熱塊配置於整個線路結構內的製作方法,本實施例的散熱塊120僅配置在核心板110上,故本實施例的內埋散熱塊120的線路結構100a的製作方法可降低線路結構100a的製作成本,並可縮短線路結構100a的散熱路徑。 Finally, referring to FIG. 3G, in step S260, the heat dissipation block 120 is disposed in the through hole 116, and the grooves 146a and 146b correspond to the heat dissipation block 120. in particular, In this embodiment, the heat dissipation block 120 is made of metal, preferably a metal having good heat dissipation, such as copper, and the size of the heat dissipation block 120 is slightly smaller than the size of the through hole 116. For example, the size ratio is, for example, Between 0.8 and 1. However, the present invention is not limited to the above embodiment, and the material and size of the heat dissipation block 120 can be adjusted according to requirements. Since the size of the heat sink block 120 is slightly smaller than the size of the through hole 116, the heat sink block 120 can be smoothly filled into the through hole 116, and it can be positioned in the through hole 116 by contacting the inner surface of the through hole 116. Accordingly, the heat sink 120 can be fixed in the through hole 116 without using an additional adhesive layer. For the configuration of the heat dissipation block 120, reference may be made to the description of FIG. 1C and step S130, and details are not described herein. So far, the line structure 100a of the buried heat sink 120 of the present embodiment has been initially completed. The heat dissipation block 120 of the present embodiment is disposed only on the core board 110, so that the circuit structure 100a of the buried heat dissipation block 120 of the present embodiment can be fabricated. The manufacturing cost of the line structure 100a is reduced, and the heat dissipation path of the line structure 100a can be shortened.

基於上述,本實施例的內埋散熱塊120的線路結構100a的製作方法(步驟S210至步驟S260)與前一實施例的內埋散熱塊120的線路結構100的製作方法(步驟S110至步驟S160)的主要差異在於步驟順序。據此,本實施例的線路結構100a與前一實施例的線路結構100具有類似的結構與功效。此外,本實施例的內埋散熱塊120的線路結構100a亦可如同圖2所示的內埋散熱塊120的線路結構100另搭配晶片150與散熱器160,其相關內容可參考圖2與其相關說明,但本發明不限制晶片150與散熱器160 的配置與否。如此,相較於以往將晶片與散熱器等元件直接配置在線路結構的外表面上的製作方法,本實施例的晶片150與散熱器160配置在凹槽146a或146b內,故本實施例的內埋散熱塊120的線路結構100a的製作方法能降低線路結構100a的組裝厚度。 Based on the above, the method for fabricating the line structure 100a of the buried heat sink 120 of the present embodiment (steps S210 to S260) and the method for manufacturing the line structure 100 of the buried heat sink block 120 of the previous embodiment (steps S110 to S160) The main difference is the sequence of steps. Accordingly, the line structure 100a of the present embodiment has a similar structure and efficacy as the line structure 100 of the previous embodiment. In addition, the circuit structure 100a of the buried heat dissipating block 120 of the present embodiment can also be matched with the circuit structure 100 and the heat sink 160 of the buried heat dissipating block 120 shown in FIG. 2, and the related content can be related to FIG. Description, but the invention does not limit the wafer 150 and the heat sink 160 Configuration or not. In this manner, the wafer 150 and the heat sink 160 of the present embodiment are disposed in the recess 146a or 146b as compared with the conventional method of directly disposing the components such as the wafer and the heat sink on the outer surface of the circuit structure. The manufacturing method of the wiring structure 100a in which the heat sink block 120 is buried can reduce the assembly thickness of the wiring structure 100a.

再者,在本實施例中,貫孔116在形成內層線路130a與130b之後才形成在核心板110上,故配置在貫孔116內的散熱塊120連通至凹槽146a與146b,而後續組裝至凹槽146a與146b內的晶片150與散熱器160可直接接觸散熱塊120,以使晶片150在運作時所產生的熱能可直接透過散熱塊120傳遞至散熱器160,並透過散熱器160傳遞至核心板110外。相對地,在前一實施例中,貫孔116在形成內層線路130a與130b之前已形成在核心板110上,故內層線路130a與130b的局部覆蓋於位在貫孔116內的散熱塊120上,而後續組裝至凹槽146a與146b內的晶片150與散熱器160係配置在對應的內層線路130a與130b上。然而,上述的結構差異並不影響線路結構100與100a的散熱功能,故前述的內埋散熱塊120的線路結構100與100a的製作方法可依據需求調整。 Moreover, in the embodiment, the through holes 116 are formed on the core plate 110 after the inner layer lines 130a and 130b are formed, so that the heat dissipation blocks 120 disposed in the through holes 116 communicate with the grooves 146a and 146b, and subsequently The wafer 150 and the heat sink 160 assembled into the recesses 146a and 146b can directly contact the heat dissipating block 120, so that the thermal energy generated by the wafer 150 during operation can be directly transmitted to the heat sink 160 through the heat slug 120 and through the heat sink 160. Passed to the outside of the core board 110. In contrast, in the previous embodiment, the through holes 116 are formed on the core plate 110 before the inner layer lines 130a and 130b are formed, so that the inner layer lines 130a and 130b partially cover the heat dissipation block located in the through holes 116. 120, and the wafer 150 and the heat sink 160 subsequently assembled into the recesses 146a and 146b are disposed on the corresponding inner layer lines 130a and 130b. However, the above structural differences do not affect the heat dissipation function of the line structures 100 and 100a. Therefore, the manufacturing method of the line structures 100 and 100a of the buried heat dissipation block 120 can be adjusted according to requirements.

此外,前述的實施例是以將散熱塊120內埋於核心板110上為例。然而,本發明並不限於上述的實施方式。在其他未繪示的實施例中,內埋散熱塊的線路結構可配置有多層增層結構,例如在核心板的相對兩側均配置有兩層以上的增層結構。此時,貫孔除了貫穿核心板之外,亦可延伸至位在內層的增層結構。相對 地,凹槽僅配置於位在外層的增層結構上。如此,貫孔的深度等於核心板與位在內層的增層結構的總厚度,故貫孔可搭配長度較長的散熱塊,進而使線路結構具有較長的散熱路徑。藉此,亦可達到在線路結構中內埋散熱塊與配置凹槽的目的。由此可知,散熱塊的長度與貫孔的深度可依據需求調整,而凹槽的尺寸大於貫孔的尺寸,以使晶片或散熱器等元件可配置於其中。 In addition, the foregoing embodiment is exemplified by embedding the heat dissipation block 120 on the core board 110. However, the invention is not limited to the embodiments described above. In other embodiments not shown, the wiring structure of the buried heat sink may be configured with a plurality of build-up structures, for example, two or more build-up structures are disposed on opposite sides of the core plate. At this time, the through hole may extend into the buildup structure of the inner layer in addition to the core plate. relatively Ground, the groove is only disposed on the buildup structure located on the outer layer. Thus, the depth of the through hole is equal to the total thickness of the core layer and the layered structure of the inner layer, so that the through hole can be matched with the heat sink block having a long length, thereby making the line structure have a long heat dissipation path. Thereby, the purpose of burying the heat sink block and arranging the groove in the line structure can also be achieved. Therefore, the length of the heat dissipation block and the depth of the through hole can be adjusted according to requirements, and the size of the groove is larger than the size of the through hole, so that components such as a wafer or a heat sink can be disposed therein.

綜上所述,本發明的內埋散熱塊的線路結構的製作方法在核心板上配置貫孔,並在壓合於核心板上的增層結構上配置凹槽,其中貫孔內配置有散熱塊,且凹槽連通至核心板。如此,相較於以往把散熱塊內埋於整個線路結構中的製作方法,本發明的內埋散熱塊的線路結構的製作方法可降低線路結構的製作成本,且可縮短線路結構的散熱路徑。此外,本發明的內埋散熱塊的線路結構還可另配置有晶片或散熱器,且晶片或散熱器配置在凹槽內。如此,相較於以往將晶片或散熱器直接配置在線路結構的外表面上的製作方法,本發明的內埋散熱塊的線路結構的製作方法能降低線路結構應用於組裝其他元件時的組裝厚度。 In summary, the method for fabricating the buried heat sink block structure of the present invention has a through hole disposed on the core plate, and a groove is disposed on the build-up structure that is pressed onto the core plate, wherein the through hole is provided with heat dissipation. Block, and the groove is connected to the core board. In this way, the manufacturing method of the buried heat sink block structure of the present invention can reduce the manufacturing cost of the line structure and shorten the heat dissipation path of the line structure, compared with the conventional manufacturing method in which the heat sink block is buried in the entire line structure. In addition, the wiring structure of the buried heat sink of the present invention may be further configured with a wafer or a heat sink, and the wafer or the heat sink is disposed in the recess. In this way, the manufacturing method of the buried heat sink block structure of the present invention can reduce the assembly thickness of the circuit structure when assembling other components, compared to the conventional method of directly disposing the wafer or the heat sink on the outer surface of the circuit structure. .

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and any one of ordinary skill in the art can make some changes and refinements without departing from the spirit and scope of the present invention. The scope of the invention is defined by the scope of the appended claims.

100‧‧‧線路結構 100‧‧‧Line structure

110‧‧‧核心板 110‧‧‧ core board

116‧‧‧貫孔 116‧‧‧through holes

120‧‧‧散熱塊 120‧‧‧heat block

130a、130b‧‧‧內層線路 130a, 130b‧‧‧ inner line

140a、140b‧‧‧增層結構 140a, 140b‧‧‧ layered structure

142a、142b‧‧‧第二介電層 142a, 142b‧‧‧ second dielectric layer

144a、144b‧‧‧第二導電層 144a, 144b‧‧‧ second conductive layer

146a、146b‧‧‧凹槽 146a, 146b‧‧‧ grooves

148a、148b‧‧‧預定區域 148a, 148b‧‧‧Predetermined area

W1、W2、W3‧‧‧寬度 W1, W2, W3‧‧‧ width

Claims (4)

一種內埋散熱塊的線路結構的製作方法,包括:提供一核心板,其中該核心板包括一第一介電層與兩第一導電層,且該兩第一導電層分別位在該第一介電層的相對兩側;形成貫穿該核心板的一貫孔;配置一散熱塊於該貫孔內;形成兩內層線路於該核心板的相對兩側;配置一離型膜於該核心板上;壓合至少一增層結構於該核心板上,其中該增層結構包括一第二介電層與一第二導電層,而該第二介電層位在該第二導電層與該核心板之間;以及形成一凹槽於該增層結構的一預定區域上,其中該離型膜對應於該增層結構的該預定區域,使該增層結構的該預定區域與該離型膜被移除,以在該增層結構上形成該凹槽,且該凹槽連通至對應的該內層線路,並對應於該散熱塊。 A method for fabricating a line structure of a buried heat sink includes: providing a core board, wherein the core board includes a first dielectric layer and two first conductive layers, and the two first conductive layers are respectively located at the first The opposite sides of the dielectric layer; forming a uniform hole penetrating the core plate; arranging a heat dissipating block in the through hole; forming two inner layer lines on opposite sides of the core plate; and disposing a release film on the core plate And bonding at least one build-up structure to the core plate, wherein the build-up structure comprises a second dielectric layer and a second conductive layer, and the second dielectric layer is located on the second conductive layer Between the core plates; and forming a recess in a predetermined area of the build-up structure, wherein the release film corresponds to the predetermined area of the build-up structure, the predetermined area of the build-up structure and the release form The film is removed to form the recess on the build-up structure, and the recess is connected to the corresponding inner layer trace and corresponds to the heat sink block. 如申請專利範圍第1項所述的內埋散熱塊的線路結構的製作方法,更包括:配置一晶片於該凹槽內,且該晶片電性連接至對應的該內層線路,或配置一散熱器於該凹槽內,且該散熱器連接至該散熱塊。 The method for fabricating a line structure of a buried heat sink according to claim 1, further comprising: arranging a wafer in the groove, and electrically connecting the chip to the corresponding inner layer line, or configuring one A heat sink is disposed in the recess, and the heat sink is coupled to the heat sink block. 一種內埋散熱塊的線路結構的製作方法,包括:提供一核心板,其中該核心板包括一第一介電層與兩第一導電層,且該兩第一導電層分別位在該第一介電層的相對兩側; 形成兩內層線路於該核心板的相對兩側;配置一離型膜於該核心板上;壓合至少一增層結構於該核心板上,其中該增層結構包括一第二介電層與一第二導電層,而該第二介電層位在該第二導電層與該核心板之間;形成一凹槽於該增層結構的一預定區域上,其中該離型膜對應於該增層結構的該預定區域,使該增層結構的該預定區域與該離型膜被移除,以在該增層結構上形成該凹槽,且該凹槽連通至對應的該內層線路;形成貫穿該核心板的一貫孔;以及配置一散熱塊於該貫孔內,而該凹槽對應於該散熱塊。 A method for fabricating a line structure of a buried heat sink includes: providing a core board, wherein the core board includes a first dielectric layer and two first conductive layers, and the two first conductive layers are respectively located at the first The opposite sides of the dielectric layer; Forming two inner layer lines on opposite sides of the core board; arranging a release film on the core board; pressing at least one buildup structure on the core board, wherein the build-up structure includes a second dielectric layer And a second conductive layer between the second conductive layer and the core plate; forming a groove on a predetermined region of the buildup structure, wherein the release film corresponds to The predetermined region of the buildup structure is such that the predetermined region of the buildup structure and the release film are removed to form the groove on the buildup structure, and the groove is connected to the corresponding inner layer a line; forming a uniform hole penetrating the core plate; and arranging a heat sink block in the through hole, and the groove corresponds to the heat sink block. 如申請專利範圍第3項所述的內埋散熱塊的線路結構的製作方法,更包括:配置一晶片於該凹槽內,且該晶片電性連接至對應的該內層線路,或配置一散熱器於該凹槽內,且該散熱器連接至該散熱塊。 The method for fabricating the line structure of the embedded heat sink block according to claim 3, further comprising: arranging a wafer in the groove, and electrically connecting the chip to the corresponding inner layer line, or configuring one A heat sink is disposed in the recess, and the heat sink is coupled to the heat sink block.
TW103122879A 2014-07-02 2014-07-02 Manufacturing method of circuit structure embedded with heat-dissipation block TWI544850B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW103122879A TWI544850B (en) 2014-07-02 2014-07-02 Manufacturing method of circuit structure embedded with heat-dissipation block

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103122879A TWI544850B (en) 2014-07-02 2014-07-02 Manufacturing method of circuit structure embedded with heat-dissipation block

Publications (2)

Publication Number Publication Date
TW201603673A TW201603673A (en) 2016-01-16
TWI544850B true TWI544850B (en) 2016-08-01

Family

ID=55641761

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103122879A TWI544850B (en) 2014-07-02 2014-07-02 Manufacturing method of circuit structure embedded with heat-dissipation block

Country Status (1)

Country Link
TW (1) TWI544850B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10515870B1 (en) 2018-05-30 2019-12-24 Unimicron Technology Corp. Package carrier having a mesh gas-permeable structure disposed in the through hole
US11373927B2 (en) 2018-05-30 2022-06-28 Unimicron Technology Corp. Package substrate and manufacturing method having a mesh gas-permeable structure disposed in the through hole
US11412618B2 (en) 2020-12-29 2022-08-09 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier and method of manufacturing the same
US11439018B2 (en) 2020-12-29 2022-09-06 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier and method of manufacturing the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020250815A1 (en) * 2019-06-14 2020-12-17 Tdk株式会社 Electronic-component-incorporating substrate and circuit module using the same
CN114430614A (en) * 2022-01-28 2022-05-03 珠海方正科技多层电路板有限公司 Circuit board and manufacturing method thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10515870B1 (en) 2018-05-30 2019-12-24 Unimicron Technology Corp. Package carrier having a mesh gas-permeable structure disposed in the through hole
US11373927B2 (en) 2018-05-30 2022-06-28 Unimicron Technology Corp. Package substrate and manufacturing method having a mesh gas-permeable structure disposed in the through hole
US11412618B2 (en) 2020-12-29 2022-08-09 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier and method of manufacturing the same
US11439018B2 (en) 2020-12-29 2022-09-06 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier and method of manufacturing the same

Also Published As

Publication number Publication date
TW201603673A (en) 2016-01-16

Similar Documents

Publication Publication Date Title
US10433413B2 (en) Manufacturing method of circuit structure embedded with heat-dissipation block
TWI544850B (en) Manufacturing method of circuit structure embedded with heat-dissipation block
TWI384600B (en) Embedded circuit substrate and manufacturing method thereof
TWI538584B (en) Embedded high density interconnection printed circuit board and method for manufactruing same
TW201603660A (en) Embedded passive component substrate and method for fabricating the same
CN110636690B (en) Heat dissipation substrate structure and manufacturing method thereof
JP5362519B2 (en) Circuit board manufacturing method
TWI572267B (en) Multi-layer circuit board with cavity and method of manufacturing the same
TWM497402U (en) Multilayer circuit board
TW201618622A (en) Circuit board and manufacturing method for same
JP4657870B2 (en) Component built-in wiring board, method of manufacturing component built-in wiring board
TW201336367A (en) Printed circuit board and method for manufacturing same
JP6870184B2 (en) Printed circuit board and manufacturing method of printed circuit board
TWI580331B (en) Multilayer circuit board with cavity and manufacturing method thereof
JP5375537B2 (en) Printed wiring board and manufacturing method thereof
JP4482613B2 (en) Manufacturing method of multilayer wiring board
US11545412B2 (en) Package structure and manufacturing method thereof
CN215871951U (en) Circuit board assembly
TWI513392B (en) Manufacturing method for circuit structure embedded with electronic device
TW201446099A (en) Method for manufacturing printed circuit board
US20220159824A1 (en) Package carrier and manufacturing method thereof
JP2005072184A (en) Compound substrate of metal core and multilayer substrate
JP2010205809A (en) Multilayer printed wiring board and method of manufacturing the same
KR101360814B1 (en) Device structure and method for fabricating a high-density package board
KR101640751B1 (en) Printed circuit board and manufacturing method thereof