JP2010501915A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010501915A5 JP2010501915A5 JP2009524852A JP2009524852A JP2010501915A5 JP 2010501915 A5 JP2010501915 A5 JP 2010501915A5 JP 2009524852 A JP2009524852 A JP 2009524852A JP 2009524852 A JP2009524852 A JP 2009524852A JP 2010501915 A5 JP2010501915 A5 JP 2010501915A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- commands
- address
- separable
- identifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims 22
- 238000000034 method Methods 0.000 claims 9
- 238000006243 chemical reaction Methods 0.000 claims 1
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US83932906P | 2006-08-22 | 2006-08-22 | |
| US90200307P | 2007-02-16 | 2007-02-16 | |
| US89270507P | 2007-03-02 | 2007-03-02 | |
| PCT/CA2007/001428 WO2008022434A1 (en) | 2006-08-22 | 2007-08-20 | Modular command structure for memory and memory system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010501915A JP2010501915A (ja) | 2010-01-21 |
| JP2010501915A5 true JP2010501915A5 (enExample) | 2010-09-24 |
Family
ID=39106428
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009524852A Pending JP2010501915A (ja) | 2006-08-22 | 2007-08-20 | メモリ用モジュールコマンド構造およびメモリシステム |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP2074623A4 (enExample) |
| JP (1) | JP2010501915A (enExample) |
| KR (2) | KR101514171B1 (enExample) |
| TW (1) | TW200826104A (enExample) |
| WO (1) | WO2008022434A1 (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7904639B2 (en) | 2006-08-22 | 2011-03-08 | Mosaid Technologies Incorporated | Modular command structure for memory and memory system |
| KR101494023B1 (ko) | 2007-02-16 | 2015-02-16 | 컨버전트 인텔렉츄얼 프로퍼티 매니지먼트 인코포레이티드 | 반도체 장치 및 상호접속된 장치들을 갖는 시스템에서의 전력 소비를 감소시키는 방법 |
| US7957173B2 (en) | 2008-10-14 | 2011-06-07 | Mosaid Technologies Incorporated | Composite memory having a bridging device for connecting discrete memory devices to a system |
| US8037235B2 (en) | 2008-12-18 | 2011-10-11 | Mosaid Technologies Incorporated | Device and method for transferring data to a non-volatile memory device |
| WO2010069076A1 (en) | 2008-12-18 | 2010-06-24 | Mosaid Technologies Incorporated | Semiconductor device with main memory unit and auxiliary memory unit requiring preset operation |
| US8194481B2 (en) | 2008-12-18 | 2012-06-05 | Mosaid Technologies Incorporated | Semiconductor device with main memory unit and auxiliary memory unit requiring preset operation |
| US20110258366A1 (en) * | 2010-04-19 | 2011-10-20 | Mosaid Technologies Incorporated | Status indication in a system having a plurality of memory devices |
| TWI477966B (zh) * | 2012-05-31 | 2015-03-21 | Silicon Motion Inc | 資料儲存裝置與快閃記憶體操作方法 |
| JP6541998B2 (ja) * | 2015-03-24 | 2019-07-10 | 東芝メモリ株式会社 | メモリデバイス、半導体装置および情報処理装置 |
| KR102514388B1 (ko) | 2016-03-25 | 2023-03-28 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작 방법 |
| KR102651425B1 (ko) | 2016-06-30 | 2024-03-28 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작 방법 |
| JP7458740B2 (ja) * | 2019-10-21 | 2024-04-01 | キオクシア株式会社 | メモリシステム及び制御方法 |
| US11822793B2 (en) | 2022-04-04 | 2023-11-21 | Western Digital Technologies, Inc. | Complete and fast protection against CID conflict |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5729683A (en) * | 1995-05-18 | 1998-03-17 | Compaq Computer Corporation | Programming memory devices through the parallel port of a computer system |
| US6453365B1 (en) * | 1998-02-11 | 2002-09-17 | Globespanvirata, Inc. | Direct memory access controller having decode circuit for compact instruction format |
| US7130958B2 (en) * | 2003-12-02 | 2006-10-31 | Super Talent Electronics, Inc. | Serial interface to flash-memory chip using PCI-express-like packets and packed data for partial-page writes |
| US7356639B2 (en) * | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
| JP3973337B2 (ja) * | 2000-02-08 | 2007-09-12 | 株式会社日立製作所 | 記憶素子及びそれを用いた記憶装置 |
| US20020161941A1 (en) * | 2001-04-30 | 2002-10-31 | Sony Corporation And Electronics, Inc | System and method for efficiently performing a data transfer operation |
| US7308524B2 (en) * | 2003-01-13 | 2007-12-11 | Silicon Pipe, Inc | Memory chain |
| US7073010B2 (en) * | 2003-12-02 | 2006-07-04 | Super Talent Electronics, Inc. | USB smart switch with packet re-ordering for interleaving among multiple flash-memory endpoints aggregated as a single virtual USB endpoint |
| DE102005015828A1 (de) * | 2004-06-11 | 2006-01-05 | Samsung Electronics Co., Ltd., Suwon | Hub, Speichermodul, Speichersystem, sowie dazugehörige Schreib- und Leseverfahren |
| US8375146B2 (en) * | 2004-08-09 | 2013-02-12 | SanDisk Technologies, Inc. | Ring bus structure and its use in flash memory systems |
-
2007
- 2007-08-20 JP JP2009524852A patent/JP2010501915A/ja active Pending
- 2007-08-20 EP EP07800456A patent/EP2074623A4/en not_active Withdrawn
- 2007-08-20 KR KR1020137030396A patent/KR101514171B1/ko not_active Expired - Fee Related
- 2007-08-20 WO PCT/CA2007/001428 patent/WO2008022434A1/en not_active Ceased
- 2007-08-20 KR KR1020097005563A patent/KR101397229B1/ko not_active Expired - Fee Related
- 2007-08-21 TW TW096130974A patent/TW200826104A/zh unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010501915A5 (enExample) | ||
| CN104050089B (zh) | 片上系统及其操作方法 | |
| US7574555B2 (en) | Memory system having daisy chained memory controllers | |
| KR102580484B1 (ko) | 메모리에서의 동적 메타데이터 재배치 | |
| EP2487794A3 (en) | Modular command structure for memory and memory system | |
| TW200707203A (en) | System and method of managing a plurality of peripheral interfaces in IMPI architecture | |
| TW200502757A (en) | Storage virtualization computer system and external controller therefor | |
| WO2011048572A3 (en) | An in-memory processor | |
| EP1681625A3 (en) | Redundant storage virtualization subsystem and computer system having the same | |
| CN102830942A (zh) | 固态硬盘磁盘阵列映射的方法及其固态硬盘 | |
| WO2012051039A1 (en) | Facilitating error detection and recovery in a memory system | |
| EP1517243A3 (en) | Memory interleave system | |
| EP2107449A3 (en) | Storage system and control method of storage system | |
| DE602008002436D1 (de) | Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten | |
| JP2011018427A5 (enExample) | ||
| CN108139989A (zh) | 配备有存储器中的处理和窄访问端口的计算机设备 | |
| US8806132B2 (en) | Information processing device, memory access control device, and address generation method thereof | |
| JP6332756B2 (ja) | データ処理方法、装置、およびシステム | |
| JP2012003826A (ja) | 半導体装置 | |
| CN106201327B (zh) | 具有固态储存装置的系统及其相关控制方法 | |
| CN104123231B (zh) | 存储器地址产生方法 | |
| US20120317351A1 (en) | Information processing apparatus and information processing method | |
| CN105573933A (zh) | 处理器及存取存储器的方法 | |
| Huang et al. | UMDAM: A Unified Data Layout and DRAM Address Mapping for Heterogenous NPU-PIM | |
| CN103176927B (zh) | 在两总线间进行序列位址位元转换的装置 |