JP2010176350A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010176350A5 JP2010176350A5 JP2009017703A JP2009017703A JP2010176350A5 JP 2010176350 A5 JP2010176350 A5 JP 2010176350A5 JP 2009017703 A JP2009017703 A JP 2009017703A JP 2009017703 A JP2009017703 A JP 2009017703A JP 2010176350 A5 JP2010176350 A5 JP 2010176350A5
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic processing
- processing unit
- register
- input
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 claims 9
- 238000003672 processing method Methods 0.000 claims 2
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009017703A JP5544720B2 (ja) | 2009-01-29 | 2009-01-29 | 情報処理装置、演算処理方法及び電子機器 |
| US12/696,299 US20100191938A1 (en) | 2009-01-29 | 2010-01-29 | Information processing device, arithmetic processing method, electronic apparatus and projector |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009017703A JP5544720B2 (ja) | 2009-01-29 | 2009-01-29 | 情報処理装置、演算処理方法及び電子機器 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010176350A JP2010176350A (ja) | 2010-08-12 |
| JP2010176350A5 true JP2010176350A5 (enExample) | 2012-02-16 |
| JP5544720B2 JP5544720B2 (ja) | 2014-07-09 |
Family
ID=42355096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009017703A Active JP5544720B2 (ja) | 2009-01-29 | 2009-01-29 | 情報処理装置、演算処理方法及び電子機器 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20100191938A1 (enExample) |
| JP (1) | JP5544720B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110096307B (zh) * | 2018-01-29 | 2022-02-01 | 北京思朗科技有限责任公司 | 通信处理器 |
| JP2023064860A (ja) * | 2021-10-27 | 2023-05-12 | 株式会社Preferred Networks | 命令生成方法、演算処理装置及び命令生成装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4136383A (en) * | 1974-10-01 | 1979-01-23 | Nippon Telegraph And Telephone Public Corporation | Microprogrammed, multipurpose processor having controllable execution speed |
| JPS60215248A (ja) * | 1984-03-12 | 1985-10-28 | Nippon Telegr & Teleph Corp <Ntt> | 情報処理方式 |
| JPS63204322A (ja) * | 1987-02-20 | 1988-08-24 | Hitachi Ltd | 情報処理装置 |
| US5261113A (en) * | 1988-01-25 | 1993-11-09 | Digital Equipment Corporation | Apparatus and method for single operand register array for vector and scalar data processing operations |
| JPH03246727A (ja) * | 1990-02-26 | 1991-11-05 | Hitachi Ltd | 処理装置 |
| JPH096614A (ja) * | 1995-06-21 | 1997-01-10 | Sanyo Electric Co Ltd | データ処理装置 |
| DE19625569A1 (de) * | 1996-06-26 | 1998-01-02 | Philips Patentverwaltung | Signalprozessor |
| JP4264622B2 (ja) * | 2001-12-19 | 2009-05-20 | ソニー株式会社 | プロセッサ |
| US20080307206A1 (en) * | 2006-11-28 | 2008-12-11 | On Demand Microelectronics | Method and apparatus to efficiently evaluate monotonicity |
-
2009
- 2009-01-29 JP JP2009017703A patent/JP5544720B2/ja active Active
-
2010
- 2010-01-29 US US12/696,299 patent/US20100191938A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6351682B2 (ja) | 装置および方法 | |
| JP2015534169A5 (enExample) | ||
| CN103150146B (zh) | 基于可扩展处理器架构的专用指令集处理器及其实现方法 | |
| KR101597774B1 (ko) | 마스킹된 전체 레지스터 액세스들을 이용한 부분적 레지스터 액세스들을 구현하기 위한 프로세서들, 방법들 및 시스템들 | |
| JP2016526220A5 (enExample) | ||
| TWI512618B (zh) | 萬用邏輯運算之方法及裝置 | |
| US10001995B2 (en) | Packed data alignment plus compute instructions, processors, methods, and systems | |
| CN102184092A (zh) | 基于流水线结构的专用指令集处理器 | |
| CN107315718A (zh) | 一种用于执行向量内积运算的装置和方法 | |
| JP2013512511A5 (enExample) | ||
| CN111651201B (zh) | 一种用于执行向量合并运算的装置和方法 | |
| JP2017016712A5 (ja) | 方法、プロセッサ、及び、システム | |
| JP2013543175A5 (enExample) | ||
| JP2015527642A5 (enExample) | ||
| WO2015017129A4 (en) | Multi-threaded gpu pipeline | |
| TW201510861A (zh) | 指令順序執行之指令對、處理器、方法及系統 | |
| JP2010176350A5 (enExample) | ||
| CN108733412B (zh) | 一种运算装置和方法 | |
| CN116507999B (zh) | 一种处理器、处理方法及相关设备 | |
| RU2375768C2 (ru) | Процессор и способ осуществления операций непрямого чтения и записи регистра | |
| CN100527109C (zh) | 存储器访问装置 | |
| ATE415664T1 (de) | System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang | |
| JP2010244451A5 (enExample) | ||
| JP2011028543A5 (ja) | 情報処理システム | |
| JP2010086497A5 (enExample) |