JP2016526220A5 - - Google Patents

Download PDF

Info

Publication number
JP2016526220A5
JP2016526220A5 JP2016515113A JP2016515113A JP2016526220A5 JP 2016526220 A5 JP2016526220 A5 JP 2016526220A5 JP 2016515113 A JP2016515113 A JP 2016515113A JP 2016515113 A JP2016515113 A JP 2016515113A JP 2016526220 A5 JP2016526220 A5 JP 2016526220A5
Authority
JP
Japan
Prior art keywords
address
instruction
fields
addresses
arithmetic operation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016515113A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016526220A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2014/039345 external-priority patent/WO2014190263A2/en
Publication of JP2016526220A publication Critical patent/JP2016526220A/ja
Publication of JP2016526220A5 publication Critical patent/JP2016526220A5/ja
Pending legal-status Critical Current

Links

JP2016515113A 2013-05-24 2014-05-23 プログラム可能な最適化を有するメモリネットワークプロセッサ Pending JP2016526220A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361827117P 2013-05-24 2013-05-24
US61/827,117 2013-05-24
PCT/US2014/039345 WO2014190263A2 (en) 2013-05-24 2014-05-23 Memory-network processor with programmable optimizations

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019100154A Division JP7210078B2 (ja) 2013-05-24 2019-05-29 プログラム可能な最適化を有するメモリネットワークプロセッサ

Publications (2)

Publication Number Publication Date
JP2016526220A JP2016526220A (ja) 2016-09-01
JP2016526220A5 true JP2016526220A5 (enExample) 2017-03-09

Family

ID=51298926

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2016515113A Pending JP2016526220A (ja) 2013-05-24 2014-05-23 プログラム可能な最適化を有するメモリネットワークプロセッサ
JP2019100154A Active JP7210078B2 (ja) 2013-05-24 2019-05-29 プログラム可能な最適化を有するメモリネットワークプロセッサ
JP2021139076A Active JP7264955B2 (ja) 2013-05-24 2021-08-27 プログラム可能な最適化を有するメモリネットワークプロセッサ

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2019100154A Active JP7210078B2 (ja) 2013-05-24 2019-05-29 プログラム可能な最適化を有するメモリネットワークプロセッサ
JP2021139076A Active JP7264955B2 (ja) 2013-05-24 2021-08-27 プログラム可能な最適化を有するメモリネットワークプロセッサ

Country Status (5)

Country Link
US (5) US9430369B2 (enExample)
EP (2) EP3690641B1 (enExample)
JP (3) JP2016526220A (enExample)
CN (2) CN105378651B (enExample)
WO (1) WO2014190263A2 (enExample)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013100783A1 (en) 2011-12-29 2013-07-04 Intel Corporation Method and system for control signalling in a data path module
US10083152B1 (en) 2012-01-27 2018-09-25 Open Invention Network Llc Virtualized multicore systems with extended instruction heterogeneity
US9582321B2 (en) * 2013-11-08 2017-02-28 Swarm64 As System and method of data processing
US9971601B2 (en) * 2015-02-13 2018-05-15 International Business Machines Corporation Dynamic assignment across dispatch pipes of source ports to be used to obtain indication of physical registers
US9747108B2 (en) * 2015-03-27 2017-08-29 Intel Corporation User-level fork and join processors, methods, systems, and instructions
WO2017074377A1 (en) * 2015-10-29 2017-05-04 Intel Corporation Boosting local memory performance in processor graphics
US10691451B2 (en) 2015-12-28 2020-06-23 Coherent Logix, Incorporated Processor instructions to accelerate FEC encoding and decoding
US10067809B2 (en) 2016-04-20 2018-09-04 International Business Machines Corporation System and method for batch transport using hardware accelerators
US10970133B2 (en) 2016-04-20 2021-04-06 International Business Machines Corporation System and method for hardware acceleration for operator parallelization with streams
GB2558220B (en) * 2016-12-22 2019-05-15 Advanced Risc Mach Ltd Vector generating instruction
US10515303B2 (en) * 2017-04-17 2019-12-24 Cerebras Systems Inc. Wavelet representation for accelerated deep learning
US10409614B2 (en) 2017-04-24 2019-09-10 Intel Corporation Instructions having support for floating point and integer data types in the same register
US10474458B2 (en) 2017-04-28 2019-11-12 Intel Corporation Instructions and logic to perform floating-point and integer operations for machine learning
US10726514B2 (en) 2017-04-28 2020-07-28 Intel Corporation Compute optimizations for low precision machine learning operations
CN107608784B (zh) * 2017-06-28 2020-06-09 西安微电子技术研究所 一种在多核dsp下的海量数据流多模态调度方法
US11029956B2 (en) * 2017-08-24 2021-06-08 Sony Semiconductor Solutions Corporation Processor and information processing system for instructions that designate a circular buffer as an operand
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US20190101952A1 (en) * 2017-09-30 2019-04-04 Intel Corporation Processors and methods for configurable clock gating in a spatial array
US10014390B1 (en) 2017-10-10 2018-07-03 Globalfoundries Inc. Inner spacer formation for nanosheet field-effect transistors with tall suspensions
CN111566616B (zh) * 2017-11-03 2023-12-12 相干逻辑公司 多处理器系统的编程流程
CN117194311A (zh) 2017-11-03 2023-12-08 相干逻辑公司 存储器网络处理器
KR102424962B1 (ko) 2017-11-15 2022-07-25 삼성전자주식회사 병렬 연산 처리를 수행하는 메모리 장치 및 이를 포함하는 메모리 모듈
CN108198124B (zh) * 2017-12-27 2023-04-25 上海联影医疗科技股份有限公司 医学图像处理方法、装置、计算机设备和存储介质
US11614941B2 (en) * 2018-03-30 2023-03-28 Qualcomm Incorporated System and method for decoupling operations to accelerate processing of loop structures
US10664287B2 (en) * 2018-03-30 2020-05-26 Intel Corporation Systems and methods for implementing chained tile operations
US11307873B2 (en) 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10983583B2 (en) * 2018-08-23 2021-04-20 Apple Inc. Electronic display reduced blanking duration systems and methods
EP3895381B1 (en) * 2018-12-12 2023-11-29 Interactic Holdings, LLC Method and apparatus for improved data transfer between processor cores
CN109523019B (zh) * 2018-12-29 2024-05-21 百度在线网络技术（北京）有限公司 加速器、基于fpga的加速系统及控制方法、cnn网络系统
CN109917704A (zh) * 2019-02-25 2019-06-21 湖南长高思瑞自动化有限公司 基于stm32l433低功耗控制器的故障指示器采集单元及控制方法
US11995029B2 (en) 2019-03-15 2024-05-28 Intel Corporation Multi-tile memory management for detecting cross tile access providing multi-tile inference scaling and providing page migration
CN109976707B (zh) * 2019-03-21 2023-05-05 西南交通大学 一种可变位宽乘法器自动化生成方法
US11169957B2 (en) * 2019-03-31 2021-11-09 Intel Corporation Systems and methods for reconfigurable systolic arrays
KR102728641B1 (ko) * 2019-04-01 2024-11-12 주식회사 사피온코리아 버퍼 메모리, 이를 이용하는 연산 장치 및 시스템
CN110187958B (zh) * 2019-06-04 2020-05-05 上海燧原智能科技有限公司 一种任务处理方法、装置、系统、设备及存储介质
US11037050B2 (en) 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator
US11132198B2 (en) * 2019-08-29 2021-09-28 International Business Machines Corporation Instruction handling for accumulation of register results in a microprocessor
CN110673854B (zh) * 2019-09-24 2025-01-24 深圳前海微众银行股份有限公司 Sas语言编译方法、装置、设备及可读存储介质
US11163706B2 (en) 2019-10-22 2021-11-02 International Business Machines Corporation High bandwidth SDRAM controller
EP4085354A4 (en) * 2019-12-30 2024-03-13 Star Ally International Limited Processor for configurable parallel computations
CN113407238B (zh) * 2020-03-16 2024-09-24 北京灵汐科技有限公司 一种具有异构处理器的众核架构及其数据处理方法
US11500858B2 (en) * 2020-04-08 2022-11-15 International Business Machines Corporation Generating three-dimensional spikes using low-power computing hardware
US11269526B2 (en) 2020-04-23 2022-03-08 Next Silicon Ltd Interconnected memory grid with bypassable units
US12511122B2 (en) * 2020-05-15 2025-12-30 Altera Corporation Hazard mitigation for lightweight processor cores
US12504958B2 (en) 2020-09-09 2025-12-23 Ascenium, Inc. Compute element processing using control word templates
KR20230082621A (ko) * 2020-09-09 2023-06-08 아세니움 인코포레이티드 얕은 파이프라인을 갖는 고도의 병렬 처리 아키텍처
US12493554B2 (en) 2020-09-09 2025-12-09 Ascenium, Inc. Parallel processing using hazard detection and mitigation
US12086080B2 (en) 2020-09-26 2024-09-10 Intel Corporation Apparatuses, methods, and systems for a configurable accelerator having dataflow execution circuits
CN113268269B (zh) * 2021-06-07 2022-10-14 中科计算技术西部研究院 一种针对动态规划算法的加速方法、系统及装置
CN114283045B (zh) * 2021-11-12 2024-07-26 马上消费金融股份有限公司 数据处理方法、装置、电子设备以及存储介质
US20230205605A1 (en) * 2021-12-23 2023-06-29 Intel Corporation Dynamic asymmetric resources
US12079119B1 (en) 2023-03-16 2024-09-03 Bank Of America Corporation Systems, methods, and apparatuses for auto-scaling volatile memory allocation in an electronic network
CN116700790B (zh) * 2023-05-09 2025-07-08 上海壁仞科技股份有限公司 数据处理装置、寄存器的管理方法和机器可读存储介质
EP4564185A1 (en) * 2023-11-29 2025-06-04 Commissariat à l'Energie Atomique et aux Energies Alternatives Coarse-grained reconfigurable array architecture and associated method
US20250208873A1 (en) * 2023-12-26 2025-06-26 Joshua Huang High level graph computing system
US12493137B1 (en) 2024-06-11 2025-12-09 Saudi Arabian Oil Company Building natural fractures model using 3D stacked geological models

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295193A (en) * 1979-06-29 1981-10-13 International Business Machines Corporation Machine for multiple instruction execution
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
US5983340A (en) * 1995-12-07 1999-11-09 Conexant Systems, Inc. Microprocessor system with flexible instruction controlled by prior instruction
JP3658072B2 (ja) * 1996-02-07 2005-06-08 株式会社ルネサステクノロジ データ処理装置およびデータ処理方法
JPH11143710A (ja) * 1997-11-04 1999-05-28 Matsushita Electric Ind Co Ltd 処理対象値入力装置及びプログラム変換装置
US6539467B1 (en) * 1999-11-15 2003-03-25 Texas Instruments Incorporated Microprocessor with non-aligned memory access
EP1117031B1 (en) 2000-01-14 2007-07-11 Texas Instruments France Microprocessor with reduced power-consumption.
US6453405B1 (en) * 2000-02-18 2002-09-17 Texas Instruments Incorporated Microprocessor with non-aligned circular addressing
US6658551B1 (en) 2000-03-30 2003-12-02 Agere Systems Inc. Method and apparatus for identifying splittable packets in a multithreaded VLIW processor
US6629234B1 (en) * 2000-03-30 2003-09-30 Ip. First, L.L.C. Speculative generation at address generation stage of previous instruction result stored in forward cache for use by succeeding address dependent instruction
US7127588B2 (en) * 2000-12-05 2006-10-24 Mindspeed Technologies, Inc. Apparatus and method for an improved performance VLIW processor
US7100060B2 (en) * 2002-06-26 2006-08-29 Intel Corporation Techniques for utilization of asymmetric secondary processing resources
US7415594B2 (en) 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements
US6963988B2 (en) 2002-06-27 2005-11-08 International Business Machines Corporation Fixed point unit power reduction mechanism for superscalar loop execution
US6993668B2 (en) 2002-06-27 2006-01-31 International Business Machines Corporation Method and system for reducing power consumption in a computing device when the computing device executes instructions in a tight loop
US7013383B2 (en) * 2003-06-24 2006-03-14 Via-Cyrix, Inc. Apparatus and method for managing a processor pipeline in response to exceptions
JP4283131B2 (ja) * 2004-02-12 2009-06-24 パナソニック株式会社 プロセッサ及びコンパイル方法
KR20070055487A (ko) * 2004-07-13 2007-05-30 쓰리플러스원 테크놀러지, 인크 프로그램가능한 프로세서 아키텍처
US7299342B2 (en) * 2005-05-24 2007-11-20 Coresonic Ab Complex vector executing clustered SIMD micro-architecture DSP with accelerator coupled complex ALU paths each further including short multiplier/accumulator using two's complement
US7873820B2 (en) * 2005-11-15 2011-01-18 Mips Technologies, Inc. Processor utilizing a loop buffer to reduce power consumption
JP4771079B2 (ja) * 2006-07-03 2011-09-14 日本電気株式会社 Ｖｌｉｗ型プロセッサ
JP4829038B2 (ja) * 2006-08-17 2011-11-30 富士通株式会社 マルチプロセッサシステム
US20080177980A1 (en) * 2007-01-24 2008-07-24 Daniel Citron Instruction set architecture with overlapping fields
JP5043560B2 (ja) * 2007-08-24 2012-10-10 パナソニック株式会社 プログラム実行制御装置
US8990543B2 (en) * 2008-03-11 2015-03-24 Qualcomm Incorporated System and method for generating and using predicates within a single instruction packet
CN101286922B (zh) * 2008-05-05 2011-02-09 华为技术有限公司 一种信令控制的方法、系统及设备
EP2396735A4 (en) * 2009-02-11 2012-09-26 Quartics Inc FRONT PROCESSOR WITH EXPANDABLE DATA PATH
JP2012059195A (ja) * 2010-09-13 2012-03-22 Renesas Electronics Corp マルチスレッドプロセッサ
US9323551B2 (en) * 2011-01-07 2016-04-26 International Business Machines Corporation Modifying code sequence with replacement parts of which non-beginning parts trigger exception when jumped to
US8843730B2 (en) * 2011-09-09 2014-09-23 Qualcomm Incorporated Executing instruction packet with multiple instructions with same destination by performing logical operation on results of instructions and storing the result to the destination
US9557999B2 (en) * 2012-06-15 2017-01-31 Apple Inc. Loop buffer learning
US8856769B2 (en) * 2012-10-23 2014-10-07 Yong-Kyu Jung Adaptive instruction prefetching and fetching memory system apparatus and method for microprocessor system
US9715392B2 (en) * 2014-08-29 2017-07-25 Qualcomm Incorporated Multiple clustered very long instruction word processing core

Similar Documents

Publication Publication Date Title
JP2016526220A5 (enExample)
US12056491B2 (en) Method for performing random read access to a block of data using parallel lut read instruction in vector processors
US12455740B2 (en) System and method to control the number of active vector lanes in a processor
FI3938890T3 (fi) Arkkitehtuuri lohkon harvoja operaatioita varten systolisessa järjestelyssä
US12366906B2 (en) Controlling the number of powered vector lanes via a register field
WO2017185389A1 (zh) 一种用于执行矩阵乘运算的装置和方法
JP2020519981A (ja) 専用ニューラルネットワークトレーニングチップ
US10007518B2 (en) Register file structures combining vector and scalar data with global and local accesses
JP2015532749A5 (enExample)
WO2018024093A1 (zh) 一种能支持不同位宽运算数据的运算单元、方法及装置
WO2014190263A3 (en) Memory-network processor with programmable optimizations
WO2018093439A3 (en) Processors, methods, systems, and instructions to load multiple data elements to destination storage locations other than packed data registers
JP2006012163A5 (enExample)
GB2456775B (en) Apparatus and method for performing permutation operations on data
JP2016027701A5 (ja) 半導体装置
US10423413B2 (en) Vector load and duplicate operations
CN111651201B (zh) 一种用于执行向量合并运算的装置和方法
JP2016530631A5 (enExample)
WO2017185392A1 (zh) 一种用于执行向量四则运算的装置和方法
JP2019525294A5 (enExample)
JP2013512511A5 (enExample)
WO2015017129A4 (en) Multi-threaded gpu pipeline
WO2012061416A1 (en) Methods and apparatus for a read, merge, and write register file
US20150019845A1 (en) Method to Extend the Number of Constant Bits Embedded in an Instruction Set
JP2010176350A5 (enExample)