ATE415664T1 - System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang - Google Patents

System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang

Info

Publication number
ATE415664T1
ATE415664T1 AT06707835T AT06707835T ATE415664T1 AT E415664 T1 ATE415664 T1 AT E415664T1 AT 06707835 T AT06707835 T AT 06707835T AT 06707835 T AT06707835 T AT 06707835T AT E415664 T1 ATE415664 T1 AT E415664T1
Authority
AT
Austria
Prior art keywords
memory
requests
write memory
read
access
Prior art date
Application number
AT06707835T
Other languages
English (en)
Inventor
Osamu Takahashi
Harm Peter Hofstee
Brian King Flachs
Sang Hoo Dhong
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE415664T1 publication Critical patent/ATE415664T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
AT06707835T 2005-02-03 2006-01-25 System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang ATE415664T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/050,040 US7617338B2 (en) 2005-02-03 2005-02-03 Memory with combined line and word access

Publications (1)

Publication Number Publication Date
ATE415664T1 true ATE415664T1 (de) 2008-12-15

Family

ID=36097154

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06707835T ATE415664T1 (de) 2005-02-03 2006-01-25 System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang

Country Status (8)

Country Link
US (1) US7617338B2 (de)
EP (1) EP1849083B1 (de)
JP (1) JP4931828B2 (de)
CN (1) CN101111828B (de)
AT (1) ATE415664T1 (de)
DE (1) DE602006003869D1 (de)
TW (1) TWI362591B (de)
WO (1) WO2006082154A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7681014B2 (en) * 2005-02-04 2010-03-16 Mips Technologies, Inc. Multithreading instruction scheduler employing thread group priorities
US8015323B2 (en) * 2006-02-28 2011-09-06 Infineon Technologies Ag Acquisition of data and autonomous transfer of data through communication interface in automotive system
WO2008089335A2 (en) * 2007-01-17 2008-07-24 Encirq Corporation Systems and methods for a devicesql parallel query
JP4356030B2 (ja) * 2007-05-17 2009-11-04 ソニー株式会社 情報処理装置および方法
US7941574B2 (en) * 2008-08-11 2011-05-10 International Business Machines Corporation CKD partial record handling
US7870309B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Multithreaded programmable direct memory access engine
US7870308B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Programmable direct memory access engine
JP6146128B2 (ja) * 2013-05-20 2017-06-14 ヤマハ株式会社 データ処理装置
US9842630B2 (en) * 2013-10-16 2017-12-12 Rambus Inc. Memory component with adjustable core-to-interface data rate ratio

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0288649B1 (de) * 1987-04-22 1992-10-21 International Business Machines Corporation Speichersteuersystem
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US4929246A (en) * 1988-10-27 1990-05-29 C. R. Bard, Inc. Method for closing and sealing an artery after removing a catheter
US5446845A (en) * 1993-09-20 1995-08-29 International Business Machines Corporation Steering logic to directly connect devices having different data word widths
US5669013A (en) * 1993-10-05 1997-09-16 Fujitsu Limited System for transferring M elements X times and transferring N elements one time for an array that is X*M+N long responsive to vector type instructions
US5784700A (en) * 1994-12-12 1998-07-21 Texas Instruments Incorporated Memory interface with address shift for different memory types
US7272703B2 (en) * 1997-08-01 2007-09-18 Micron Technology, Inc. Program controlled embedded-DRAM-DSP architecture and methods
US6351784B1 (en) * 1998-12-28 2002-02-26 International Business Machines Corp. System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming
US7386671B2 (en) * 2000-06-09 2008-06-10 Texas Instruments Incorporated Smart cache
EP1182564A3 (de) * 2000-08-21 2004-07-28 Texas Instruments France Lokaler Speicher mit Anzeigesbits zur Unterstützung von gleichzeitigem DMA- und CPU-Zugriff
US6775727B2 (en) * 2001-06-23 2004-08-10 Freescale Semiconductor, Inc. System and method for controlling bus arbitration during cache memory burst cycles
JP2003044354A (ja) * 2001-07-26 2003-02-14 Matsushita Electric Ind Co Ltd メモリ制御装置
US6920510B2 (en) * 2002-06-05 2005-07-19 Lsi Logic Corporation Time sharing a single port memory among a plurality of ports

Also Published As

Publication number Publication date
EP1849083A2 (de) 2007-10-31
CN101111828A (zh) 2008-01-23
WO2006082154A2 (en) 2006-08-10
JP4931828B2 (ja) 2012-05-16
TW200632668A (en) 2006-09-16
US7617338B2 (en) 2009-11-10
US20060179176A1 (en) 2006-08-10
JP2008529181A (ja) 2008-07-31
EP1849083B1 (de) 2008-11-26
CN101111828B (zh) 2010-10-13
TWI362591B (en) 2012-04-21
WO2006082154A3 (en) 2006-09-21
DE602006003869D1 (de) 2009-01-08

Similar Documents

Publication Publication Date Title
TWI509604B (zh) 促進多重處理器界面之具有板內建處理器邏輯的記憶體裝置及方法及使用其之電腦系統
JP6787554B2 (ja) ベクトルキャッシュラインライトバックのためのプロセッサ、方法、システム、および命令
US7793037B2 (en) Partial page scheme for memory technologies
TW200614049A (en) Pipelined data relocation and improved chip architectures
JP2010524133A5 (de)
EP3570286B1 (de) Vorrichtung zum gleichzeitigen lesen und vorabladen eines speichers
US20090216993A1 (en) System and Method of Data Forwarding Within An Execution Unit
RU2015151131A (ru) Загрузка парциальной ширины, зависящая от режима, в процессорах с регистрами с большим числом разрядов, способы и системы
WO2005008410A3 (en) Programmable processor and method with wide operations
MY135115A (en) Portable data storage device using memory address mapping table
JP2017516228A5 (de)
JP2015534169A5 (de)
ATE415664T1 (de) System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang
DE602004029192D1 (de) Verfahren und vorrichtung für mehrere zeilen-cache-speicher pro bank
WO2003060721A8 (de) Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium
Chen et al. Unified non-volatile memory and NAND flash memory architecture in smartphones
KR950033847A (ko) 프로세서장치에 있어서의 저장명령의 지연기록을 위한 방법과 장치
US7979681B2 (en) System and method of selectively accessing a register file
CN105278916B (zh) 用于生成被抑制的地址踪迹的设备和方法
ATE212739T1 (de) Ecc-geschützte speicherorganisation mit lese- änderungs-schreib-pipelinezugriff
JP2008529181A5 (de)
JPH0282330A (ja) ムーブアウト・システム
TW201426318A (zh) 非一致性儲存結構實現方法及系統
ATE81731T1 (de) Vektorschlange in computern mit vektorregister.
JP2007048296A (ja) 複数のアドレス・キャッシュ・エントリーを無効にする方法、装置およびシステム

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties