ATE440321T1 - Verfahren und vorrichtung für verbesserte computerlade- und speicheroperationen - Google Patents

Verfahren und vorrichtung für verbesserte computerlade- und speicheroperationen

Info

Publication number
ATE440321T1
ATE440321T1 AT01900915T AT01900915T ATE440321T1 AT E440321 T1 ATE440321 T1 AT E440321T1 AT 01900915 T AT01900915 T AT 01900915T AT 01900915 T AT01900915 T AT 01900915T AT E440321 T1 ATE440321 T1 AT E440321T1
Authority
AT
Austria
Prior art keywords
load
store
masked
stream
entities
Prior art date
Application number
AT01900915T
Other languages
English (en)
Inventor
Mario Nemirovsky
Enrique Musoll
Narendra Sankar
Stephen Melvin
Original Assignee
Mips Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mips Tech Inc filed Critical Mips Tech Inc
Application granted granted Critical
Publication of ATE440321T1 publication Critical patent/ATE440321T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Executing Machine-Instructions (AREA)
  • Supplying Of Containers To The Packaging Station (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Complex Calculations (AREA)
  • Pens And Brushes (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
AT01900915T 2000-01-18 2001-01-03 Verfahren und vorrichtung für verbesserte computerlade- und speicheroperationen ATE440321T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17693700P 2000-01-18 2000-01-18
US62980500A 2000-07-31 2000-07-31
PCT/US2001/000413 WO2001053934A1 (en) 2000-01-18 2001-01-03 Method and apparatus for improved computer load and store operations

Publications (1)

Publication Number Publication Date
ATE440321T1 true ATE440321T1 (de) 2009-09-15

Family

ID=26872769

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01900915T ATE440321T1 (de) 2000-01-18 2001-01-03 Verfahren und vorrichtung für verbesserte computerlade- und speicheroperationen

Country Status (7)

Country Link
EP (1) EP1257912B1 (de)
JP (1) JP3721129B2 (de)
AT (1) ATE440321T1 (de)
AU (1) AU2001226324A1 (de)
CA (1) CA2406679A1 (de)
DE (1) DE60139606D1 (de)
WO (1) WO2001053934A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6781589B2 (en) * 2001-09-06 2004-08-24 Intel Corporation Apparatus and method for extracting and loading data to/from a buffer
US7275148B2 (en) * 2003-09-08 2007-09-25 Freescale Semiconductor, Inc. Data processing system using multiple addressing modes for SIMD operations and method thereof
US7921263B2 (en) * 2006-12-22 2011-04-05 Broadcom Corporation System and method for performing masked store operations in a processor
CN102736895B (zh) * 2011-04-07 2015-06-10 中兴通讯股份有限公司 一种实现寄存器文件间的数据传输方法及装置
KR101949417B1 (ko) * 2011-12-02 2019-02-20 삼성전자주식회사 프로세서, 명령어 생성 장치 및 방법
US9501276B2 (en) 2012-12-31 2016-11-22 Intel Corporation Instructions and logic to vectorize conditional loops
US9830151B2 (en) * 2014-12-23 2017-11-28 Intel Corporation Method and apparatus for vector index load and store
CN113132124B (zh) * 2019-12-30 2024-03-19 中兴通讯股份有限公司 告警信息配置方法、告警扫描方法、装置和系统

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2616182B2 (ja) * 1990-08-29 1997-06-04 三菱電機株式会社 データ処理装置
JP2665111B2 (ja) * 1992-06-18 1997-10-22 日本電気株式会社 ベクトル処理装置
US5649144A (en) * 1994-06-13 1997-07-15 Hewlett-Packard Co. Apparatus, systems and methods for improving data cache hit rates
JP2889845B2 (ja) * 1995-09-22 1999-05-10 松下電器産業株式会社 情報処理装置
US5913054A (en) * 1996-12-16 1999-06-15 International Business Machines Corporation Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle
US6119203A (en) * 1998-08-03 2000-09-12 Motorola, Inc. Mechanism for sharing data cache resources between data prefetch operations and normal load/store operations in a data processing system

Also Published As

Publication number Publication date
WO2001053934A1 (en) 2001-07-26
DE60139606D1 (de) 2009-10-01
AU2001226324A1 (en) 2001-07-31
EP1257912A1 (de) 2002-11-20
CA2406679A1 (en) 2001-07-26
JP3721129B2 (ja) 2005-11-30
EP1257912B1 (de) 2009-08-19
JP2003521035A (ja) 2003-07-08
EP1257912A4 (de) 2006-12-20

Similar Documents

Publication Publication Date Title
DE69822541D1 (de) Verfahren zum Verwalten eines geteilten Speichers
KR960011613A (ko) 데이터 처리장치
DE60205266D1 (de) Datenschreibvorrichtung, datenschreibverfahren und programm
EP2228727A3 (de) Programmierbarer Prozessor und Verfahren mit breitem Betrieb
ATE245293T1 (de) Verfahren und vorrichtung zum laden einer geschützten speicherzone in einem datenverarbeitungsgerät
WO2008150927A3 (en) System including a fine-grained memory and a less-fine-grained memory
KR920022117A (ko) 메모리 억세스 장치
ATE472802T1 (de) Verfahren und vorrichtungen für verbesserten speicherzugriff
KR970002618A (ko) 프로세서
KR910005154A (ko) 파이프라인된 기록버퍼 레지스터
DE60139597D1 (de) Arithmetische Schaltung und arithmetisches Verfahren
ATE440321T1 (de) Verfahren und vorrichtung für verbesserte computerlade- und speicheroperationen
KR930016884A (ko) 데이터 처리장치
ATE415664T1 (de) System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang
SE8604223D0 (sv) Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser
ATE382894T1 (de) Verfahren und vorrichtung zur sicherung von konsistenten speicherinhalten in redundanten speichereinheiten
SE8604222L (sv) Sett och anordning for att i en pa forhand avgjord orningsfoljd exekvera tva instruktionssekvenser
JP2002157115A5 (de)
IL202715A (en) Install Parallel Processor Address
DE502004009925D1 (de) Verfahren zum laden von tragbaren datenträgern mit daten
JP2669300B2 (ja) プログラムトレース回路およびプログラムトレース方法
JPS59197946A (ja) メモリ装置
KR20060113560A (ko) 데이터 프로세싱 장치 및 데이터 프로세싱 방법
KR950012318A (ko) 인터럽트 정보 발생 장치 및 음성정보처리장치
DE59009690D1 (de) Anordnung zum Prüfen der Funktionsfähigkeit von Speicherplätzen eines Schreib-Lese-Speichers.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties