AU2001226324A1 - Method and apparatus for improved computer load and store operations - Google Patents

Method and apparatus for improved computer load and store operations

Info

Publication number
AU2001226324A1
AU2001226324A1 AU2001226324A AU2632401A AU2001226324A1 AU 2001226324 A1 AU2001226324 A1 AU 2001226324A1 AU 2001226324 A AU2001226324 A AU 2001226324A AU 2632401 A AU2632401 A AU 2632401A AU 2001226324 A1 AU2001226324 A1 AU 2001226324A1
Authority
AU
Australia
Prior art keywords
load
store
masked
stream
store operations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001226324A
Inventor
Stephen Melvin
Enrique Musoll
Mario Nemirovsky
Narendra Sankar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Clearwater Networks Inc
Original Assignee
XSTREAM LOGIC Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XSTREAM LOGIC Inc filed Critical XSTREAM LOGIC Inc
Publication of AU2001226324A1 publication Critical patent/AU2001226324A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Executing Machine-Instructions (AREA)
  • Supplying Of Containers To The Packaging Station (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Complex Calculations (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Pens And Brushes (AREA)

Abstract

Load and store operations in computer systems are extended to provide for Stream Load and Store and Masked Load and Store. In Stream operations a CPU executes a Stream instruction that indicates by appropriate arguments a first address (13) in a memory (11) or a first register (17) in a register file (15) from whence to begin reading data entities, and a first address (13) or register (17) to begin storing the entities, and a number of entities to be read or written. In Masked Load and Masked Store operations (17, 18) stored masks are used to indicate patterns relative to the first addresses and registers for loading and storing. Bit-string vector methods are taught for masks.
AU2001226324A 2000-01-18 2001-01-03 Method and apparatus for improved computer load and store operations Abandoned AU2001226324A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US17693700P 2000-01-18 2000-01-18
US60176937 2000-01-18
US62980500A 2000-07-31 2000-07-31
US09629805 2000-07-31
PCT/US2001/000413 WO2001053934A1 (en) 2000-01-18 2001-01-03 Method and apparatus for improved computer load and store operations

Publications (1)

Publication Number Publication Date
AU2001226324A1 true AU2001226324A1 (en) 2001-07-31

Family

ID=26872769

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001226324A Abandoned AU2001226324A1 (en) 2000-01-18 2001-01-03 Method and apparatus for improved computer load and store operations

Country Status (7)

Country Link
EP (1) EP1257912B1 (en)
JP (1) JP3721129B2 (en)
AT (1) ATE440321T1 (en)
AU (1) AU2001226324A1 (en)
CA (1) CA2406679A1 (en)
DE (1) DE60139606D1 (en)
WO (1) WO2001053934A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6781589B2 (en) * 2001-09-06 2004-08-24 Intel Corporation Apparatus and method for extracting and loading data to/from a buffer
US7275148B2 (en) * 2003-09-08 2007-09-25 Freescale Semiconductor, Inc. Data processing system using multiple addressing modes for SIMD operations and method thereof
US7921263B2 (en) * 2006-12-22 2011-04-05 Broadcom Corporation System and method for performing masked store operations in a processor
CN102736895B (en) * 2011-04-07 2015-06-10 中兴通讯股份有限公司 Method for realizing data transfer among register files and device
KR101949417B1 (en) * 2011-12-02 2019-02-20 삼성전자주식회사 Processor, Apparatus and method for generating instruction
US9501276B2 (en) 2012-12-31 2016-11-22 Intel Corporation Instructions and logic to vectorize conditional loops
US9830151B2 (en) * 2014-12-23 2017-11-28 Intel Corporation Method and apparatus for vector index load and store
CN113132124B (en) * 2019-12-30 2024-03-19 中兴通讯股份有限公司 Alarm information configuration method, alarm scanning method, device and system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2616182B2 (en) * 1990-08-29 1997-06-04 三菱電機株式会社 Data processing device
JP2665111B2 (en) * 1992-06-18 1997-10-22 日本電気株式会社 Vector processing equipment
US5649144A (en) * 1994-06-13 1997-07-15 Hewlett-Packard Co. Apparatus, systems and methods for improving data cache hit rates
JP2889845B2 (en) * 1995-09-22 1999-05-10 松下電器産業株式会社 Information processing device
US5913054A (en) * 1996-12-16 1999-06-15 International Business Machines Corporation Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle
US6119203A (en) * 1998-08-03 2000-09-12 Motorola, Inc. Mechanism for sharing data cache resources between data prefetch operations and normal load/store operations in a data processing system

Also Published As

Publication number Publication date
EP1257912A1 (en) 2002-11-20
CA2406679A1 (en) 2001-07-26
EP1257912B1 (en) 2009-08-19
DE60139606D1 (en) 2009-10-01
ATE440321T1 (en) 2009-09-15
JP3721129B2 (en) 2005-11-30
WO2001053934A1 (en) 2001-07-26
JP2003521035A (en) 2003-07-08
EP1257912A4 (en) 2006-12-20

Similar Documents

Publication Publication Date Title
EP0735463A3 (en) Computer processor having a register file with reduced read and/or write port bandwidth
SG143951A1 (en) Method, system and computer program product for implementing copy-on- write of a file
WO2005008410A3 (en) Programmable processor and method with wide operations
KR960011613A (en) Data processing device
DE60205266D1 (en) DATA WRITING DEVICE, DATA WRITING PROCESS AND PROGRAM
WO2008150927A3 (en) System including a fine-grained memory and a less-fine-grained memory
PT985180E (en) PROCESS FOR PREVENTING CONFLICTS BETWEEN MEMORIES, COVER, DATA, DATA FLOW COMPUTERS
DE602006003869D1 (en) SYSTEM AND METHOD FOR A MEMORY WITH COMBINED LINE AND WORD ACCESS
AU2001226324A1 (en) Method and apparatus for improved computer load and store operations
JPS6462764A (en) Vector computer
ES8602285A1 (en) Buffer storage system.
EP1217512A3 (en) Arithmetic circuit and arithmetic method
WO2007037930A3 (en) PERFORMING AN N-BIT WRITE ACCESS TO AN MxN-BIT-ONLY PERIPHERAL
ATE212739T1 (en) ECC PROTECTED STORAGE ORGANIZATION WITH READ-MODIFY-WRITE PIPELINE ACCESS
JPS5995660A (en) Data processor
TW366473B (en) IC card
SE8604222L (en) SET AND EQUIPMENT TO EXECUTE TWO INSTRUCTION SEQUENCES IN ADVANCE
TW364979B (en) Program execution method and program execution device
JP2004220678A5 (en)
ATE382894T1 (en) METHOD AND DEVICE FOR SECURING CONSISTENT MEMORY CONTENTS IN REDUNDANT STORAGE UNITS
JP2002157115A5 (en)
KR890015119A (en) Data processor
TW200502846A (en) System and method preventing exceptional execution of central processing unit and the computer readable storage medium
ATE440351T1 (en) METHOD FOR LOADING PORTABLE DATA CARRIERS WITH DATA
KR950012318A (en) Interrupt information generator and voice information processor