JP5544720B2 - 情報処理装置、演算処理方法及び電子機器 - Google Patents

情報処理装置、演算処理方法及び電子機器 Download PDF

Info

Publication number
JP5544720B2
JP5544720B2 JP2009017703A JP2009017703A JP5544720B2 JP 5544720 B2 JP5544720 B2 JP 5544720B2 JP 2009017703 A JP2009017703 A JP 2009017703A JP 2009017703 A JP2009017703 A JP 2009017703A JP 5544720 B2 JP5544720 B2 JP 5544720B2
Authority
JP
Japan
Prior art keywords
arithmetic processing
processing unit
instruction
register
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009017703A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010176350A (ja
JP2010176350A5 (enExample
Inventor
浩 長谷川
文夫 小山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2009017703A priority Critical patent/JP5544720B2/ja
Priority to US12/696,299 priority patent/US20100191938A1/en
Publication of JP2010176350A publication Critical patent/JP2010176350A/ja
Publication of JP2010176350A5 publication Critical patent/JP2010176350A5/ja
Application granted granted Critical
Publication of JP5544720B2 publication Critical patent/JP5544720B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098Register arrangements
    • G06F9/30101Special purpose registers
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145Instruction analysis, e.g. decoding, instruction word fields

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2009017703A 2009-01-29 2009-01-29 情報処理装置、演算処理方法及び電子機器 Active JP5544720B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009017703A JP5544720B2 (ja) 2009-01-29 2009-01-29 情報処理装置、演算処理方法及び電子機器
US12/696,299 US20100191938A1 (en) 2009-01-29 2010-01-29 Information processing device, arithmetic processing method, electronic apparatus and projector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009017703A JP5544720B2 (ja) 2009-01-29 2009-01-29 情報処理装置、演算処理方法及び電子機器

Publications (3)

Publication Number Publication Date
JP2010176350A JP2010176350A (ja) 2010-08-12
JP2010176350A5 JP2010176350A5 (enExample) 2012-02-16
JP5544720B2 true JP5544720B2 (ja) 2014-07-09

Family

ID=42355096

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009017703A Active JP5544720B2 (ja) 2009-01-29 2009-01-29 情報処理装置、演算処理方法及び電子機器

Country Status (2)

Country Link
US (1) US20100191938A1 (enExample)
JP (1) JP5544720B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110096307B (zh) * 2018-01-29 2022-02-01 北京思朗科技有限责任公司 通信处理器
JP2023064860A (ja) * 2021-10-27 2023-05-12 株式会社Preferred Networks 命令生成方法、演算処理装置及び命令生成装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4136383A (en) * 1974-10-01 1979-01-23 Nippon Telegraph And Telephone Public Corporation Microprogrammed, multipurpose processor having controllable execution speed
JPS60215248A (ja) * 1984-03-12 1985-10-28 Nippon Telegr & Teleph Corp <Ntt> 情報処理方式
JPS63204322A (ja) * 1987-02-20 1988-08-24 Hitachi Ltd 情報処理装置
US5261113A (en) * 1988-01-25 1993-11-09 Digital Equipment Corporation Apparatus and method for single operand register array for vector and scalar data processing operations
JPH03246727A (ja) * 1990-02-26 1991-11-05 Hitachi Ltd 処理装置
JPH096614A (ja) * 1995-06-21 1997-01-10 Sanyo Electric Co Ltd データ処理装置
DE19625569A1 (de) * 1996-06-26 1998-01-02 Philips Patentverwaltung Signalprozessor
JP4264622B2 (ja) * 2001-12-19 2009-05-20 ソニー株式会社 プロセッサ
US20080307206A1 (en) * 2006-11-28 2008-12-11 On Demand Microelectronics Method and apparatus to efficiently evaluate monotonicity

Also Published As

Publication number Publication date
JP2010176350A (ja) 2010-08-12
US20100191938A1 (en) 2010-07-29

Similar Documents

Publication Publication Date Title
US8521997B2 (en) Conditional execution with multiple destination stores
US6986025B2 (en) Conditional execution per lane
US9292298B2 (en) Data processing apparatus having SIMD processing circuitry
US20070283356A1 (en) Multi-threaded processor with deferred thread output control
US10768897B2 (en) Arithmetic logic unit for single-cycle fusion operations
TW201346724A (zh) 用於多精度算術之單一指令多重資料(simd)整數乘法累加指令
TW201349105A (zh) 點積處理器、方法、系統及指令
KR100981998B1 (ko) 데이터 워드 내의 비트 삽입
JP5544720B2 (ja) 情報処理装置、演算処理方法及び電子機器
US20120030448A1 (en) Single instruction multiple date (simd) processor having a plurality of processing elements interconnected by a ring bus
US8427485B2 (en) Information processing device, image display device, and information processing method
JP5423090B2 (ja) 情報処理装置、演算処理方法及び電子機器
JP5423110B2 (ja) 情報処理装置、演算処理方法及び電子機器
EP4575769A1 (en) Block number conversion
JP4906734B2 (ja) ビデオ処理
TWI621903B (zh) Signal processing circuit, circuit board and projector
US7002595B2 (en) Processing of color graphics data
US20250103337A1 (en) Apparatus and method for partitioned shuffles
US20240220260A1 (en) Prefix extensions for extended general purpose registers with optimization features for non-destructive destinations and flags suppression
EP4625165A1 (en) Timer virtualization
JP2001216275A (ja) 画像処理装置および画像処理方法
US20240220257A1 (en) Instructions and support for stack push and pop
US20240220261A1 (en) Instructions and support for conditional load and store
US20240220262A1 (en) Instructions and support for conditional comparison and test
US11734436B2 (en) Organic light emitting diode (OLED) compensation based on protected content

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111221

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111221

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130514

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130711

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131226

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140415

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140428

R150 Certificate of patent or registration of utility model

Ref document number: 5544720

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350