JP2009535745A5 - - Google Patents

Download PDF

Info

Publication number
JP2009535745A5
JP2009535745A5 JP2009509938A JP2009509938A JP2009535745A5 JP 2009535745 A5 JP2009535745 A5 JP 2009535745A5 JP 2009509938 A JP2009509938 A JP 2009509938A JP 2009509938 A JP2009509938 A JP 2009509938A JP 2009535745 A5 JP2009535745 A5 JP 2009535745A5
Authority
JP
Japan
Prior art keywords
register
processor
host system
registers
subset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009509938A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009535745A (ja
JP5048056B2 (ja
Filing date
Publication date
Priority claimed from US11/700,448 external-priority patent/US7577826B2/en
Priority claimed from US11/696,699 external-priority patent/US7770050B2/en
Priority claimed from US11/696,684 external-priority patent/US7792666B2/en
Priority claimed from US11/696,691 external-priority patent/US7813909B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/067142 external-priority patent/WO2007130806A2/en
Publication of JP2009535745A publication Critical patent/JP2009535745A/ja
Publication of JP2009535745A5 publication Critical patent/JP2009535745A5/ja
Application granted granted Critical
Publication of JP5048056B2 publication Critical patent/JP5048056B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009509938A 2006-05-03 2007-04-20 ホストシステム上でターゲットシステムをエミュレーションする際のレジスタマッピング Active JP5048056B2 (ja)

Applications Claiming Priority (21)

Application Number Priority Date Filing Date Title
US79776106P 2006-05-03 2006-05-03
US74626806P 2006-05-03 2006-05-03
US74626706P 2006-05-03 2006-05-03
US79776206P 2006-05-03 2006-05-03
US79743506P 2006-05-03 2006-05-03
US74627306P 2006-05-03 2006-05-03
US60/746,268 2006-05-03
US60/746,267 2006-05-03
US60/797,761 2006-05-03
US60/797,435 2006-05-03
US60/746,273 2006-05-03
US60/797,762 2006-05-03
US11/700,448 2007-01-30
US11/700,448 US7577826B2 (en) 2006-01-30 2007-01-30 Stall prediction thread management
US11/696,699 US7770050B2 (en) 2006-05-03 2007-04-04 Method and apparatus for resolving clock management issues in emulation involving both interpreted and translated code
US11/696,699 2007-04-04
US11/696,684 2007-04-04
US11/696,684 US7792666B2 (en) 2006-05-03 2007-04-04 Translation block invalidation prehints in emulation of a target system on a host system
US11/696,691 US7813909B2 (en) 2006-05-03 2007-04-04 Register mapping in emulation of a target system on a host system
US11/696,691 2007-04-04
PCT/US2007/067142 WO2007130806A2 (en) 2006-05-03 2007-04-20 Register mapping in emulation of a target system on a host system

Publications (3)

Publication Number Publication Date
JP2009535745A JP2009535745A (ja) 2009-10-01
JP2009535745A5 true JP2009535745A5 (enExample) 2012-03-22
JP5048056B2 JP5048056B2 (ja) 2012-10-17

Family

ID=38668435

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2009509939A Active JP4932904B2 (ja) 2006-05-03 2007-04-20 インタープリトおよびトランスレートされたインストラクションの両方に関わるエミュレーションにおけるクロック管理の問題を解決するための方法と装置
JP2009509938A Active JP5048056B2 (ja) 2006-05-03 2007-04-20 ホストシステム上でターゲットシステムをエミュレーションする際のレジスタマッピング

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2009509939A Active JP4932904B2 (ja) 2006-05-03 2007-04-20 インタープリトおよびトランスレートされたインストラクションの両方に関わるエミュレーションにおけるクロック管理の問題を解決するための方法と装置

Country Status (3)

Country Link
EP (3) EP2426603B1 (enExample)
JP (2) JP4932904B2 (enExample)
WO (3) WO2007130805A2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013171556A (ja) * 2012-02-23 2013-09-02 Hitachi Ltd プログラム解析システム及び方法
US12017140B2 (en) * 2021-06-07 2024-06-25 Sony Interactive Entertainment LLC Systems and methods for emulation of graphical and audio parameters during a play of a legacy game

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59501684A (ja) * 1982-10-22 1984-10-04 インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン 目的命令ストリ−ムへ殆んど実時間で插入するためのソ−スおよび目的命令ストリ−ムの外部における加速式命令写像
US5313614A (en) * 1988-12-06 1994-05-17 At&T Bell Laboratories Method and apparatus for direct conversion of programs in object code form between different hardware architecture computer systems
US5507030A (en) * 1991-03-07 1996-04-09 Digitial Equipment Corporation Successive translation, execution and interpretation of computer program having code at unknown locations due to execution transfer instructions having computed destination addresses
JPH07160537A (ja) * 1993-12-03 1995-06-23 Matsushita Electric Ind Co Ltd シミュレータ
US5852726A (en) * 1995-12-19 1998-12-22 Intel Corporation Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner
US5930158A (en) 1997-07-02 1999-07-27 Creative Technology, Ltd Processor with instruction set for audio effects
US6631514B1 (en) * 1998-01-06 2003-10-07 Hewlett-Packard Development, L.P. Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations
JP3147851B2 (ja) * 1998-03-27 2001-03-19 日本電気株式会社 シミュレーション方法、シミュレーション装置及びシミュレーションプログラムを記憶した記憶媒体
ES2340370T3 (es) * 1998-10-10 2010-06-02 International Business Machines Corporation Conversion de codigo de programa con traduccion reducida.
US6115054A (en) * 1998-12-29 2000-09-05 Connectix Corporation Graphics processor emulation system and method with adaptive frame skipping to maintain synchronization between emulation time and real time
US6529862B1 (en) * 1999-06-30 2003-03-04 Bull Hn Information Systems Inc. Method and apparatus for dynamic management of translated code blocks in dynamic object code translation
US6882968B1 (en) * 1999-10-25 2005-04-19 Sony Computer Entertainment Inc. Method of measuring performance of an emulator and for adjusting emulator operation in response thereto
US6986128B2 (en) * 2000-01-07 2006-01-10 Sony Computer Entertainment Inc. Multiple stage program recompiler and method
JP2001216177A (ja) * 2000-02-04 2001-08-10 Seiko Epson Corp シミュレーション装置およびシミュレーション方法ならびにシミュレーションプログラムを記憶した記憶媒体
JP4001722B2 (ja) * 2000-03-03 2007-10-31 株式会社ソニー・コンピュータエンタテインメント エンタテインメント装置及びコンピュータシステム
JP4547071B2 (ja) * 2000-03-30 2010-09-22 任天堂株式会社 ゲーム情報記憶媒体およびそれを用いたゲームシステム
JP2002049414A (ja) 2000-05-26 2002-02-15 Yutaka Electronics Industry Co Ltd 産業用機械の保全方法及び保全システム
JP3964142B2 (ja) * 2000-08-15 2007-08-22 株式会社ソニー・コンピュータエンタテインメント エミュレート装置及び部品、情報処理装置、エミュレーション方法、記録媒体、プログラム
US6672963B1 (en) * 2000-09-18 2004-01-06 Nintendo Co., Ltd. Software implementation of a handheld video game hardware platform
US6884171B2 (en) * 2000-09-18 2005-04-26 Nintendo Co., Ltd. Video game distribution network
JP2004318449A (ja) * 2003-04-16 2004-11-11 Hitachi Ltd プログラム実行速度シュミレーション方法
US20050015754A1 (en) * 2003-06-18 2005-01-20 Virtutech Ab Method and system for multimode simulator generation from an instruction set architecture specification
US7805710B2 (en) * 2003-07-15 2010-09-28 International Business Machines Corporation Shared code caching for program code conversion
WO2006033423A1 (en) * 2004-09-20 2006-03-30 Sony Computer Entertainment Inc. Methods and apparatus for emulating software applications

Similar Documents

Publication Publication Date Title
US12314717B2 (en) Systems, methods, and apparatuses for dot production operations
ES2988858T3 (es) Sistemas y métodos para implementar operaciones de teselas en cadena
KR101599604B1 (ko) 제한 범위 벡터 메모리 액세스 인스트럭션들, 프로세서들, 방법들 및 시스템들
KR101673435B1 (ko) 공동 설계 프로세서에서 격리된 실행 환경의 생성
JP2006018819A5 (enExample)
TWI494759B (zh) 索引化頁面位址之轉譯以降低在虛擬化環境中記憶體使用量的技術
US20160239299A1 (en) System, apparatus, and method for improved efficiency of execution in signal processing algorithms
US11016773B2 (en) Processor trace extensions to facilitate real-time security monitoring
JP6708334B2 (ja) モートン座標調整プロセッサ、方法、システム、及び命令
EP3716047A1 (en) Apparatus and method for controlling complex multiply-accumulate circuitry
BR102020019667A2 (pt) método e aparelho para criptografia de memória total multichave baseada em derivação de chave dinâmica
US11960375B2 (en) Apparatus and method for pausing processor trace for efficient analysis
EP1628215A3 (en) Systems and methods for running a legacy 32-bit X86 virtual machine on a 64-bit X86 processor
JP2017076395A (ja) 装置および方法
JP2016526220A5 (enExample)
DE102014003798A1 (de) Verfahren zum Booten eines heterogenen Systems und Präsentieren einer symmetrischen Kernansicht
US10713053B2 (en) Adaptive spatial access prefetcher apparatus and method
MY154086A (en) Data processing apparatus and method
WO2004068339A3 (en) Multithreaded processor with recoupled data and instruction prefetch
RU2012148402A (ru) Преобразование из зонного формата в десятичный формат с плавающей точкой
DE112011105665T5 (de) Befehl und Logik zum Liefern von Vektorladen und -speichern mit Schritt- und Maskierfunktionalität
EP3343359A1 (en) Apparatus and method for processing sparse data
CN100535851C (zh) 一种浮点数据转换装置和方法
CN107111485A (zh) 三维莫顿坐标转换处理器、方法、系统和指令
KR20140113557A (ko) 시스템 호출을 위한 강건하고 높은 성능의 명령어들