JP2008541474A5 - - Google Patents

Download PDF

Info

Publication number
JP2008541474A5
JP2008541474A5 JP2008511849A JP2008511849A JP2008541474A5 JP 2008541474 A5 JP2008541474 A5 JP 2008541474A5 JP 2008511849 A JP2008511849 A JP 2008511849A JP 2008511849 A JP2008511849 A JP 2008511849A JP 2008541474 A5 JP2008541474 A5 JP 2008541474A5
Authority
JP
Japan
Prior art keywords
phase change
change material
region
insulating
connection region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008511849A
Other languages
English (en)
Japanese (ja)
Other versions
JP4862113B2 (ja
JP2008541474A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/IB2006/051575 external-priority patent/WO2006123305A1/en
Publication of JP2008541474A publication Critical patent/JP2008541474A/ja
Publication of JP2008541474A5 publication Critical patent/JP2008541474A5/ja
Application granted granted Critical
Publication of JP4862113B2 publication Critical patent/JP4862113B2/ja
Anticipated expiration legal-status Critical
Active legal-status Critical Current

Links

JP2008511849A 2005-05-19 2006-05-18 Pcmセル中の“先溶融”領域を制御する方法及びそれから得たデバイス Active JP4862113B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US68345905P 2005-05-19 2005-05-19
US60/683,459 2005-05-19
PCT/IB2006/051575 WO2006123305A1 (en) 2005-05-19 2006-05-18 Method for controlling the 'first-to-melt' region in a pcm cell and devices obtained thereof

Publications (3)

Publication Number Publication Date
JP2008541474A JP2008541474A (ja) 2008-11-20
JP2008541474A5 true JP2008541474A5 (https=) 2010-09-30
JP4862113B2 JP4862113B2 (ja) 2012-01-25

Family

ID=36942608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008511849A Active JP4862113B2 (ja) 2005-05-19 2006-05-18 Pcmセル中の“先溶融”領域を制御する方法及びそれから得たデバイス

Country Status (7)

Country Link
US (1) US8008644B2 (https=)
EP (1) EP1886317B8 (https=)
JP (1) JP4862113B2 (https=)
CN (1) CN101213612B (https=)
AT (1) ATE420440T1 (https=)
DE (1) DE602006004729D1 (https=)
WO (1) WO2006123305A1 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101689603B (zh) * 2007-06-20 2015-08-12 台湾积体电路制造股份有限公司 电子元件及其制造方法
WO2009122347A2 (en) 2008-04-01 2009-10-08 Nxp B.V. Multiple bit phase change memory cell
WO2009122349A2 (en) 2008-04-01 2009-10-08 Nxp B.V. Vertical phase change memory cell
US8735862B2 (en) 2011-04-11 2014-05-27 Micron Technology, Inc. Memory cells, methods of forming memory cells and methods of forming memory arrays
US8932900B2 (en) 2011-08-24 2015-01-13 Taiwan Semiconductor Manufacturing Company, Ltd. Phase change memory and method of fabricating same
CN103346258B (zh) * 2013-07-19 2015-08-26 中国科学院上海微系统与信息技术研究所 相变存储单元及其制备方法
US10103325B2 (en) * 2016-12-15 2018-10-16 Winbond Electronics Corp. Resistance change memory device and fabrication method thereof
US20210288250A1 (en) * 2020-03-13 2021-09-16 International Business Machines Corporation Phase Change Memory Having Gradual Reset

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6809401B2 (en) * 2000-10-27 2004-10-26 Matsushita Electric Industrial Co., Ltd. Memory, writing apparatus, reading apparatus, writing method, and reading method
US6566700B2 (en) * 2001-10-11 2003-05-20 Ovonyx, Inc. Carbon-containing interfacial layer for phase-change memory
DE60137788D1 (de) * 2001-12-27 2009-04-09 St Microelectronics Srl Architektur einer nichtflüchtigen Phasenwechsel -Speichermatrix
US7151273B2 (en) * 2002-02-20 2006-12-19 Micron Technology, Inc. Silver-selenide/chalcogenide glass stack for resistance variable memory
KR100543445B1 (ko) * 2003-03-04 2006-01-23 삼성전자주식회사 상변화 기억 소자 및 그 형성방법
KR100532462B1 (ko) * 2003-08-22 2005-12-01 삼성전자주식회사 상 변화 메모리 장치의 기입 전류 량을 제어하는프로그래밍 방법 및 프로그래밍 방법을 구현하는 기입드라이버 회로
KR100569550B1 (ko) * 2003-12-13 2006-04-10 주식회사 하이닉스반도체 상 변화 저항 셀 및 이를 이용한 불휘발성 메모리 장치
US7897952B2 (en) * 2005-05-19 2011-03-01 Nxp B.V. Phase-change memory cell with a patterned layer

Similar Documents

Publication Publication Date Title
JP2009003434A5 (https=)
JP2009033145A5 (https=)
JP2013168419A5 (https=)
JP2006126817A5 (https=)
WO2008008630A3 (en) Highly dense monolithic three dimensional memory array and method for forming
JP2011009723A5 (https=)
JP2013503355A5 (https=)
JP2011508980A5 (https=)
JP2008541474A5 (https=)
JP2013520844A5 (https=)
JP2010153823A5 (https=)
JP2007043176A5 (https=)
JP2012202786A5 (https=)
JP2008293961A5 (https=)
JP2010541246A5 (https=)
JP2006524436A5 (https=)
JP2005524994A5 (https=)
JP2008124266A5 (https=)
JP2008508695A5 (https=)
JP2007158301A5 (https=)
JP2009044136A5 (https=)
JP2007507092A5 (https=)
JP2017536705A5 (https=)
JP2007001004A5 (https=)
JP2008211144A5 (https=)