JP2008521144A - 圧縮ガロア域計算システム - Google Patents
圧縮ガロア域計算システム Download PDFInfo
- Publication number
- JP2008521144A JP2008521144A JP2007543336A JP2007543336A JP2008521144A JP 2008521144 A JP2008521144 A JP 2008521144A JP 2007543336 A JP2007543336 A JP 2007543336A JP 2007543336 A JP2007543336 A JP 2007543336A JP 2008521144 A JP2008521144 A JP 2008521144A
- Authority
- JP
- Japan
- Prior art keywords
- galois
- galois field
- adder
- product
- compressed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004364 calculation method Methods 0.000 title claims abstract description 22
- 238000009825 accumulation Methods 0.000 claims description 6
- 230000006835 compression Effects 0.000 claims description 3
- 238000007906 compression Methods 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 208000011580 syndromic disease Diseases 0.000 description 4
- 230000008569 process Effects 0.000 description 2
- 238000011946 reduction process Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/158—Finite field arithmetic processing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1515—Reed-Solomon codes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Probability & Statistics with Applications (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
- Complex Calculations (AREA)
Abstract
Description
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、前記折りたたまれた部分結果及び積における累乗nよりも小さい項を結合してガロア域乗算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算器システムを特徴とする。
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、前記折りたたまれた部分結果、積における累乗nよりも小さい項、及びフィードバックされたガロア域加算器を結合してガロア域乗算−累算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算−累算システムを特徴とする。
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、ガロア域加算器とを含み、ガロア域加算器の出力は、前記第1及び第2の多項式の一方で前記乗算器回路にフィードバックされ、前記多項式の他方は、前記折りたたまれた部分結果、及び積における累乗nよりも小さい項と共に、前記ガロア域加算器への第3の入力であり、ガロア域乗算−加算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算器−加算器システムを特徴とする。
(m(x)=x8+x4+x3+x+1ならば)
{57}*{83}={c1}
であり、その理由は、
第1のステップ
既約多項式に対して、x8+x4+x3+x+1
もし、多項式乗算積=
14 ルックアップ・テーブル; 16 排他的ORゲート。
Claims (15)
- 圧縮ガロア域計算システムであって、
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、前記折りたたまれた部分結果及び積における累乗nよりも小さい項を結合して前記積の累乗nのガロア域変換を得るためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域計算システム。 - 前記部分結果発生器は、ルックアップ・テーブルを含む請求項1に記載の圧縮ガロア域計算システム。
- 前記ルックアップ・テーブルは、n以上の組み合わせのための折りたたまれた部分結果を含む請求項2に記載の圧縮ガロア域計算システム。
- 前記ルックアップ・テーブルは、折りたたまれた部分結果テーブルの1つを選択するためのアドレス発生器を含む請求項2に記載の圧縮ガロア域計算システム。
- 前記アドレス発生器は、統計的に独立したアドレス・アクセスを提供する請求項4に記載の圧縮ガロア域計算システム。
- 前記ガロア域加算器は、3つの入力の加算器を含む請求項1に記載の圧縮ガロア域計算システム。
- 前記3つの入力の加算器への第3番目の入力はゼロであり、前記ガロア域計算システムは、ガロア域乗算器として動作する請求項6に記載の圧縮ガロア域計算システム。
- 前記3つの入力の加算器への第3番目の入力はフィードバックされたガロア域加算器の出力であり、前記ガロア域計算システムは、乗算器―累算器として動作する請求項6に記載の圧縮ガロア域計算システム。
- ガロア域加算器の出力は、前記第1及び第2の多項式の一方で前記乗算器回路にフィードバックされ、前記多項式の他方は、前記ガロア域加算器への第3の入力であり、そして前記ガロア域計算システムは、乗算器―加算器として動作する請求項6に記載の圧縮ガロア域計算システム。
- ガロア域加算器は、排他的OR回路を含む請求項1に記載の圧縮ガロア域計算システム。
- 前記アドレス発生器は、n及びそれより大きい前記項とベース・アドレスの前記値とを結合してルックアップ・テーブル・アドレスを発生するためのOR回路を含む請求項4に記載の圧縮ガロア域計算システム。
- 前記ルックアップ・テーブルは、少なくとも1つの折りたたまれた部分結果テーブルを含む請求項2に記載の圧縮ガロア域計算システム。
- 圧縮ガロア域乗算器システムであって、
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、前記折りたたまれた部分結果及び積における累乗nよりも小さい項を結合してガロア域乗算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算器システム。 - 圧縮ガロア域乗算−累算システムであって、
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、前記折りたたまれた部分結果、積における累乗nよりも小さい項、及びフィードバックされたガロア域加算器の出力を結合してガロア域乗算−累算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算−累算システム。 - 圧縮ガロア域乗算器−加算器システムであって、
第1及び第2の多項式をガロア域に渡る係数で乗算してそれらの積を得るための乗算器回路と、
前記積に累乗nの既約多項式を印加するためのガロア域線形変換器回路であって、折りたたまれた部分結果を提供するよう前記積における累乗n及びそれより大きい項に応答する部分結果発生器と、ガロア域加算器とを含み、ガロア域加算器の出力は、前記第1及び第2の多項式の一方で前記乗算器回路にフィードバックされ、前記多項式の他方は、前記折りたたまれた部分結果、及び積における累乗nよりも小さい項と共に、前記ガロア域加算器への第3の入力であり、ガロア域乗算−加算演算を行うためのガロア域加算器とを含む前記ガロア域線形変換器回路と、
を備えた圧縮ガロア域乗算器−加算器システム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/994,699 US7512647B2 (en) | 2004-11-22 | 2004-11-22 | Condensed Galois field computing system |
US10/994,699 | 2004-11-22 | ||
PCT/US2005/042106 WO2006057948A2 (en) | 2004-11-22 | 2005-11-21 | Condensed galois field computing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008521144A true JP2008521144A (ja) | 2008-06-19 |
JP4733143B2 JP4733143B2 (ja) | 2011-07-27 |
Family
ID=36498451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007543336A Expired - Fee Related JP4733143B2 (ja) | 2004-11-22 | 2005-11-21 | 圧縮ガロア域計算システム |
Country Status (5)
Country | Link |
---|---|
US (1) | US7512647B2 (ja) |
EP (1) | EP1825354A4 (ja) |
JP (1) | JP4733143B2 (ja) |
CN (1) | CN101095102B (ja) |
WO (1) | WO2006057948A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014021237A (ja) * | 2012-07-17 | 2014-02-03 | Nippon Telegr & Teleph Corp <Ntt> | 縮約装置、縮約方法、およびプログラム |
Families Citing this family (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140055290A1 (en) | 2003-09-09 | 2014-02-27 | Peter Lablans | Methods and Apparatus in Alternate Finite Field Based Coders and Decoders |
US7865806B2 (en) * | 2006-03-03 | 2011-01-04 | Peter Lablans | Methods and apparatus in finite field polynomial implementations |
DE102007002230A1 (de) * | 2007-01-10 | 2008-07-17 | Benecke-Kaliko Ag | Thermoplastische Folie |
US8312551B2 (en) * | 2007-02-15 | 2012-11-13 | Harris Corporation | Low level sequence as an anti-tamper Mechanism |
US7937427B2 (en) | 2007-04-19 | 2011-05-03 | Harris Corporation | Digital generation of a chaotic numerical sequence |
US7921145B2 (en) * | 2007-05-22 | 2011-04-05 | Harris Corporation | Extending a repetition period of a random sequence |
US8611530B2 (en) * | 2007-05-22 | 2013-12-17 | Harris Corporation | Encryption via induced unweighted errors |
US7995757B2 (en) * | 2007-05-31 | 2011-08-09 | Harris Corporation | Closed galois field combination |
US7974413B2 (en) * | 2007-06-07 | 2011-07-05 | Harris Corporation | Spread spectrum communications system and method utilizing chaotic sequence |
US7970809B2 (en) * | 2007-06-07 | 2011-06-28 | Harris Corporation | Mixed radix conversion with a priori defined statistical artifacts |
US7962540B2 (en) | 2007-06-07 | 2011-06-14 | Harris Corporation | Mixed radix number generator with chosen statistical artifacts |
US8005221B2 (en) * | 2007-08-01 | 2011-08-23 | Harris Corporation | Chaotic spread spectrum communications system receiver |
US7995749B2 (en) * | 2007-10-30 | 2011-08-09 | Harris Corporation | Cryptographic system configured for extending a repetition period of a random sequence |
US20090157788A1 (en) * | 2007-10-31 | 2009-06-18 | Research In Motion Limited | Modular squaring in binary field arithmetic |
US8923510B2 (en) | 2007-12-28 | 2014-12-30 | Intel Corporation | Method and apparatus for efficiently implementing the advanced encryption standard |
US8180055B2 (en) * | 2008-02-05 | 2012-05-15 | Harris Corporation | Cryptographic system incorporating a digitally generated chaotic numerical sequence |
US8363830B2 (en) * | 2008-02-07 | 2013-01-29 | Harris Corporation | Cryptographic system configured to perform a mixed radix conversion with a priori defined statistical artifacts |
US8040937B2 (en) * | 2008-03-26 | 2011-10-18 | Harris Corporation | Selective noise cancellation of a spread spectrum signal |
US8139764B2 (en) * | 2008-05-06 | 2012-03-20 | Harris Corporation | Closed galois field cryptographic system |
US8320557B2 (en) * | 2008-05-08 | 2012-11-27 | Harris Corporation | Cryptographic system including a mixed radix number generator with chosen statistical artifacts |
CN102084335B (zh) * | 2008-05-12 | 2015-01-07 | 高通股份有限公司 | 任意伽罗瓦域算术在可编程处理器上的实施 |
CN101587433B (zh) * | 2008-05-22 | 2011-09-21 | 中兴通讯股份有限公司 | 一种基于多级查表的压缩伽罗华域的执行方法及系统 |
US8145692B2 (en) * | 2008-05-29 | 2012-03-27 | Harris Corporation | Digital generation of an accelerated or decelerated chaotic numerical sequence |
US8064552B2 (en) * | 2008-06-02 | 2011-11-22 | Harris Corporation | Adaptive correlation |
US8068571B2 (en) * | 2008-06-12 | 2011-11-29 | Harris Corporation | Featureless coherent chaotic amplitude modulation |
US8325702B2 (en) | 2008-08-29 | 2012-12-04 | Harris Corporation | Multi-tier ad-hoc network in which at least two types of non-interfering waveforms are communicated during a timeslot |
US8165065B2 (en) | 2008-10-09 | 2012-04-24 | Harris Corporation | Ad-hoc network acquisition using chaotic sequence spread waveform |
US8150031B2 (en) * | 2008-12-19 | 2012-04-03 | Intel Corporation | Method and apparatus to perform redundant array of independent disks (RAID) operations |
US8406276B2 (en) * | 2008-12-29 | 2013-03-26 | Harris Corporation | Communications system employing orthogonal chaotic spreading codes |
US8351484B2 (en) * | 2008-12-29 | 2013-01-08 | Harris Corporation | Communications system employing chaotic spreading codes with static offsets |
US8457077B2 (en) * | 2009-03-03 | 2013-06-04 | Harris Corporation | Communications system employing orthogonal chaotic spreading codes |
US8509284B2 (en) * | 2009-06-08 | 2013-08-13 | Harris Corporation | Symbol duration dithering for secured chaotic communications |
US8428102B2 (en) * | 2009-06-08 | 2013-04-23 | Harris Corporation | Continuous time chaos dithering |
US8428103B2 (en) * | 2009-06-10 | 2013-04-23 | Harris Corporation | Discrete time chaos dithering |
US8428104B2 (en) | 2009-07-01 | 2013-04-23 | Harris Corporation | Permission-based multiple access communications systems |
US8385385B2 (en) * | 2009-07-01 | 2013-02-26 | Harris Corporation | Permission-based secure multiple access communication systems |
US8369376B2 (en) * | 2009-07-01 | 2013-02-05 | Harris Corporation | Bit error rate reduction in chaotic communications |
US8406352B2 (en) * | 2009-07-01 | 2013-03-26 | Harris Corporation | Symbol estimation for chaotic spread spectrum signal |
US8340295B2 (en) | 2009-07-01 | 2012-12-25 | Harris Corporation | High-speed cryptographic system using chaotic sequences |
US8363700B2 (en) | 2009-07-01 | 2013-01-29 | Harris Corporation | Rake receiver for spread spectrum chaotic communications systems |
US8379689B2 (en) * | 2009-07-01 | 2013-02-19 | Harris Corporation | Anti-jam communications having selectively variable peak-to-average power ratio including a chaotic constant amplitude zero autocorrelation waveform |
US8369377B2 (en) * | 2009-07-22 | 2013-02-05 | Harris Corporation | Adaptive link communications using adaptive chaotic spread waveform |
US8848909B2 (en) | 2009-07-22 | 2014-09-30 | Harris Corporation | Permission-based TDMA chaotic communication systems |
US8345725B2 (en) | 2010-03-11 | 2013-01-01 | Harris Corporation | Hidden Markov Model detection for spread spectrum waveforms |
CN102314330B (zh) | 2011-09-09 | 2013-12-25 | 华南理工大学 | 一种复合有限域乘法器 |
CN103729162A (zh) * | 2012-10-15 | 2014-04-16 | 北京兆易创新科技股份有限公司 | 伽罗瓦域运算系统和方法 |
US9804840B2 (en) * | 2013-01-23 | 2017-10-31 | International Business Machines Corporation | Vector Galois Field Multiply Sum and Accumulate instruction |
US9778932B2 (en) | 2013-01-23 | 2017-10-03 | International Business Machines Corporation | Vector generate mask instruction |
US9715385B2 (en) | 2013-01-23 | 2017-07-25 | International Business Machines Corporation | Vector exception code |
US9471308B2 (en) | 2013-01-23 | 2016-10-18 | International Business Machines Corporation | Vector floating point test data class immediate instruction |
US9513906B2 (en) | 2013-01-23 | 2016-12-06 | International Business Machines Corporation | Vector checksum instruction |
US9823924B2 (en) | 2013-01-23 | 2017-11-21 | International Business Machines Corporation | Vector element rotate and insert under mask instruction |
US9417848B2 (en) * | 2014-03-28 | 2016-08-16 | Storart Technology Co. Ltd. | Serial multiply accumulator for galois field |
US9619207B1 (en) * | 2014-10-27 | 2017-04-11 | Altera Corporation | Circuitry and methods for implementing Galois-field reduction |
US9740456B2 (en) * | 2015-04-23 | 2017-08-22 | Altera Corporation | Circuitry and methods for implementing Galois-field reduction |
US11527523B2 (en) | 2018-12-10 | 2022-12-13 | HangZhou HaiCun Information Technology Co., Ltd. | Discrete three-dimensional processor |
US10700686B2 (en) | 2016-03-05 | 2020-06-30 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable computing array |
US9838021B2 (en) | 2016-03-05 | 2017-12-05 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable gate array based on three-dimensional writable memory |
US11966715B2 (en) | 2016-02-13 | 2024-04-23 | HangZhou HaiCun Information Technology Co., Ltd. | Three-dimensional processor for parallel computing |
US9948306B2 (en) | 2016-03-05 | 2018-04-17 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable gate array based on three-dimensional printed memory |
US10075169B2 (en) | 2016-03-05 | 2018-09-11 | Chengdu Haicun Ip Technology Llc | Configurable computing array based on three-dimensional vertical writable memory |
US10075168B2 (en) | 2016-03-05 | 2018-09-11 | XiaMen HaiCun IP Technology LLC | Configurable computing array comprising three-dimensional writable memory |
US10141939B2 (en) | 2016-03-05 | 2018-11-27 | Chengdu Haicun Ip Technology Llc | Configurable computing array using two-sided integration |
US11080229B2 (en) | 2016-02-13 | 2021-08-03 | HangZhou HaiCun Information Technology Co., Ltd. | Processor for calculating mathematical functions in parallel |
US10312917B2 (en) | 2016-03-05 | 2019-06-04 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable computing array for implementing complex math functions |
US10848158B2 (en) | 2016-02-13 | 2020-11-24 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable processor |
US10763861B2 (en) | 2016-02-13 | 2020-09-01 | HangZhou HaiCun Information Technology Co., Ltd. | Processor comprising three-dimensional memory (3D-M) array |
US10230375B2 (en) | 2016-03-05 | 2019-03-12 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable gate array comprising three-dimensional printed memory |
US10116312B2 (en) | 2016-03-05 | 2018-10-30 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable gate array based on three-dimensional writable memory |
US10305486B2 (en) | 2016-03-05 | 2019-05-28 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable computing array package based on printed memory |
US10084453B2 (en) | 2016-03-05 | 2018-09-25 | Chengdu Haicun Ip Technology Llc | Configurable computing array |
US10148271B2 (en) | 2016-03-05 | 2018-12-04 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable computing array die based on printed memory and two-sided integration |
US10445067B2 (en) | 2016-05-06 | 2019-10-15 | HangZhou HaiCun Information Technology Co., Ltd. | Configurable processor with in-package look-up table |
CN107357551B (zh) | 2016-05-10 | 2021-01-26 | 成都海存艾匹科技有限公司 | 用于实现至少两类函数的处理器 |
US11032061B2 (en) * | 2018-04-27 | 2021-06-08 | Microsoft Technology Licensing, Llc | Enabling constant plaintext space in bootstrapping in fully homomorphic encryption |
US11296068B2 (en) | 2018-12-10 | 2022-04-05 | HangZhou HaiCun Information Technology Co., Ltd. | Discrete three-dimensional processor |
US11734550B2 (en) | 2018-12-10 | 2023-08-22 | HangZhou HaiCun Information Technology Co., Ltd. | Discrete three-dimensional processor |
US11632231B2 (en) * | 2020-03-05 | 2023-04-18 | Novatek Microelectronics Corp. | Substitute box, substitute method and apparatus thereof |
CN113922943B (zh) * | 2021-09-29 | 2023-09-19 | 哲库科技(北京)有限公司 | Sbox电路、运算方法及电子设备 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10271098A (ja) * | 1997-03-14 | 1998-10-09 | Harris Corp | デジタルデータ伝送システムのエラー修復データを生成する装置 |
JP2001051832A (ja) * | 1999-08-05 | 2001-02-23 | Fujitsu Ltd | 乗算剰余演算方法および乗算剰余回路 |
WO2003048918A1 (en) * | 2001-11-30 | 2003-06-12 | Analog Devices Inc. | Galois field multiplier system |
WO2003048921A1 (en) * | 2001-11-30 | 2003-06-12 | Analog Devices, Inc. | Galois field multiply/multiply-add multiply accumulate |
WO2003067364A2 (en) * | 2002-02-07 | 2003-08-14 | Analog Devices, Inc. | Reconfigurable parallel look up table system |
US20040078409A1 (en) * | 2002-10-09 | 2004-04-22 | Yosef Stein | Compact Galois field multiplier engine |
Family Cites Families (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1181461B (de) * | 1963-10-08 | 1964-11-12 | Telefunken Patent | Adressenaddierwerk einer programm-gesteuerten Rechenmaschine |
DE1905101C3 (de) * | 1969-02-01 | 1978-06-22 | Bayer Ag, 5090 Leverkusen | Siloxanmodifizierte Carbamidsäurederivate |
US3805037A (en) * | 1972-02-22 | 1974-04-16 | J Ellison | N{40 th power galois linear gate |
US4722050A (en) * | 1986-03-27 | 1988-01-26 | Hewlett-Packard Company | Method and apparatus for facilitating instruction processing of a digital computer |
US4918638A (en) * | 1986-10-15 | 1990-04-17 | Matsushita Electric Industrial Co., Ltd. | Multiplier in a galois field |
FR2605769B1 (fr) * | 1986-10-22 | 1988-12-09 | Thomson Csf | Operateur polynomial dans les corps de galois et processeur de traitement de signal numerique comportant un tel operateur |
US5073864A (en) * | 1987-02-10 | 1991-12-17 | Davin Computer Corporation | Parallel string processor and method for a minicomputer |
US4847801A (en) * | 1987-10-26 | 1989-07-11 | Cyclotomics, Inc. | Compact galois field multiplier |
US5278781A (en) * | 1987-11-12 | 1994-01-11 | Matsushita Electric Industrial Co., Ltd. | Digital signal processing system |
DE68925840T2 (de) * | 1988-04-27 | 1996-09-12 | Nippon Electric Co | Speicherzugriffssteuerungsvorrichtung, die aus einer verringerten Anzahl von LSI-Schaltungen bestehen kann |
US5062057A (en) * | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5095525A (en) * | 1989-06-26 | 1992-03-10 | Rockwell International Corporation | Memory transformation apparatus and method |
US5214763A (en) * | 1990-05-10 | 1993-05-25 | International Business Machines Corporation | Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism |
US5577262A (en) * | 1990-05-22 | 1996-11-19 | International Business Machines Corporation | Parallel array processor interconnections |
US5446850A (en) * | 1991-01-15 | 1995-08-29 | International Business Machines Corporation | Cross-cache-line compounding algorithm for scism processors |
US5182746A (en) * | 1991-03-28 | 1993-01-26 | Intel Corporation | Transceiver interface |
US5386523A (en) * | 1992-01-10 | 1995-01-31 | Digital Equipment Corporation | Addressing scheme for accessing a portion of a large memory space |
US5745563A (en) * | 1992-02-25 | 1998-04-28 | Harris Corporation | Telephone subscriber line circuit, components and methods |
US5379243A (en) * | 1992-08-31 | 1995-01-03 | Comstream Corporation | Method and apparatus for performing finite field division |
US5528526A (en) * | 1993-02-02 | 1996-06-18 | Motorola, Inc. | Arbitrary repeating pattern detector |
US5383142A (en) * | 1993-10-01 | 1995-01-17 | Hewlett-Packard Company | Fast circuit and method for detecting predetermined bit patterns |
KR0135846B1 (ko) | 1994-02-02 | 1998-06-15 | 김광호 | 룩-업-테이블장치 |
US5832290A (en) * | 1994-06-13 | 1998-11-03 | Hewlett-Packard Co. | Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems |
US5689452A (en) * | 1994-10-31 | 1997-11-18 | University Of New Mexico | Method and apparatus for performing arithmetic in large galois field GF(2n) |
US5754563A (en) | 1995-09-11 | 1998-05-19 | Ecc Technologies, Inc. | Byte-parallel system for implementing reed-solomon error-correcting codes |
US6317819B1 (en) * | 1996-01-11 | 2001-11-13 | Steven G. Morton | Digital signal processor containing scalar processor and a plurality of vector processors operating from a single instruction |
US5768168A (en) * | 1996-05-30 | 1998-06-16 | Lg Semicon Co., Ltd. | Universal galois field multiplier |
US5996066A (en) * | 1996-10-10 | 1999-11-30 | Sun Microsystems, Inc. | Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions |
US6078937A (en) * | 1996-12-19 | 2000-06-20 | Vlsi Technology, Inc. | Barrel shifter, circuit and method of manipulating a bit pattern |
GB9627069D0 (en) * | 1996-12-30 | 1997-02-19 | Certicom Corp | A method and apparatus for finite field multiplication |
KR100322468B1 (ko) * | 1997-02-12 | 2002-04-22 | 윤종용 | 컴퓨터의팬고정장치와컴퓨터의팬고정장치를사용하는휴대용컴퓨터 |
US6002728A (en) | 1997-04-17 | 1999-12-14 | Itt Manufacturing Enterprises Inc. | Synchronization and tracking in a digital communication system |
GB9707861D0 (en) * | 1997-04-18 | 1997-06-04 | Certicom Corp | Arithmetic processor |
US5894427A (en) * | 1997-11-12 | 1999-04-13 | Intel Corporation | Technique for concurrent detection of bit patterns |
US6199086B1 (en) * | 1997-12-24 | 2001-03-06 | Motorola, Inc. | Circuit and method for decompressing compressed elliptic curve points |
US6223320B1 (en) * | 1998-02-10 | 2001-04-24 | International Business Machines Corporation | Efficient CRC generation utilizing parallel table lookup operations |
US5999959A (en) * | 1998-02-18 | 1999-12-07 | Quantum Corporation | Galois field multiplier |
GB9806687D0 (en) * | 1998-03-27 | 1998-05-27 | Memory Corp Plc | Memory system |
US6138208A (en) * | 1998-04-13 | 2000-10-24 | International Business Machines Corporation | Multiple level cache memory with overlapped L1 and L2 memory access |
US5996057A (en) * | 1998-04-17 | 1999-11-30 | Apple | Data processing system and method of permutation with replication within a vector register file |
KR100296958B1 (ko) * | 1998-05-06 | 2001-09-22 | 이석우 | 블록 데이터 암호화 장치 |
US6199087B1 (en) * | 1998-06-25 | 2001-03-06 | Hewlett-Packard Company | Apparatus and method for efficient arithmetic in finite fields through alternative representation |
US6631466B1 (en) * | 1998-12-31 | 2003-10-07 | Pmc-Sierra | Parallel string pattern searches in respective ones of array of nanocomputers |
US6434662B1 (en) * | 1999-11-02 | 2002-08-13 | Juniper Networks, Inc. | System and method for searching an associative memory utilizing first and second hash functions |
US6539477B1 (en) * | 2000-03-03 | 2003-03-25 | Chameleon Systems, Inc. | System and method for control synthesis using a reachable states look-up table |
US6384713B1 (en) * | 2000-04-21 | 2002-05-07 | Marvell International, Ltd. | Serial comparator |
US6480845B1 (en) * | 2000-06-14 | 2002-11-12 | Bull Hn Information Systems Inc. | Method and data processing system for emulating virtual memory working spaces |
US6389099B1 (en) * | 2000-11-13 | 2002-05-14 | Rad Source Technologies Inc. | Irradiation system and method using X-ray and gamma-ray reflector |
US6738794B2 (en) * | 2001-04-10 | 2004-05-18 | Analog Devices, Inc. | Parallel bit correlator |
ATE403974T1 (de) * | 2001-05-16 | 2008-08-15 | Nxp Bv | Rekonfigurierbare logik-vorrichtung |
US7133889B2 (en) * | 2001-09-20 | 2006-11-07 | Stmicroelectronics, Inc. | Flexible galois field multiplier |
US6957243B2 (en) * | 2001-10-09 | 2005-10-18 | International Business Machines Corporation | Block-serial finite field multipliers |
US6587864B2 (en) * | 2001-11-30 | 2003-07-01 | Analog Devices, Inc. | Galois field linear transformer |
US7269615B2 (en) * | 2001-12-18 | 2007-09-11 | Analog Devices, Inc. | Reconfigurable input Galois field linear transformer system |
US7508937B2 (en) * | 2001-12-18 | 2009-03-24 | Analog Devices, Inc. | Programmable data encryption engine for advanced encryption standard algorithm |
US6865661B2 (en) * | 2002-01-21 | 2005-03-08 | Analog Devices, Inc. | Reconfigurable single instruction multiple data array |
US6941446B2 (en) * | 2002-01-21 | 2005-09-06 | Analog Devices, Inc. | Single instruction multiple data array cell |
US7000090B2 (en) * | 2002-01-21 | 2006-02-14 | Analog Devices, Inc. | Center focused single instruction multiple data (SIMD) array system |
US7693928B2 (en) * | 2003-04-08 | 2010-04-06 | Analog Devices, Inc. | Galois field linear transformer trellis system |
US7526518B2 (en) * | 2004-10-13 | 2009-04-28 | Cisco Technology, Inc. | Galois field multiplication system and method |
-
2004
- 2004-11-22 US US10/994,699 patent/US7512647B2/en not_active Expired - Fee Related
-
2005
- 2005-11-21 WO PCT/US2005/042106 patent/WO2006057948A2/en active Application Filing
- 2005-11-21 CN CN2005800453231A patent/CN101095102B/zh not_active Expired - Fee Related
- 2005-11-21 EP EP05849642A patent/EP1825354A4/en not_active Withdrawn
- 2005-11-21 JP JP2007543336A patent/JP4733143B2/ja not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10271098A (ja) * | 1997-03-14 | 1998-10-09 | Harris Corp | デジタルデータ伝送システムのエラー修復データを生成する装置 |
JP2001051832A (ja) * | 1999-08-05 | 2001-02-23 | Fujitsu Ltd | 乗算剰余演算方法および乗算剰余回路 |
WO2003048918A1 (en) * | 2001-11-30 | 2003-06-12 | Analog Devices Inc. | Galois field multiplier system |
WO2003048921A1 (en) * | 2001-11-30 | 2003-06-12 | Analog Devices, Inc. | Galois field multiply/multiply-add multiply accumulate |
WO2003067364A2 (en) * | 2002-02-07 | 2003-08-14 | Analog Devices, Inc. | Reconfigurable parallel look up table system |
US20040078409A1 (en) * | 2002-10-09 | 2004-04-22 | Yosef Stein | Compact Galois field multiplier engine |
JP2006503382A (ja) * | 2002-10-09 | 2006-01-26 | アナログ デバイシーズ インク | 小型ガロア体乗算器エンジン |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014021237A (ja) * | 2012-07-17 | 2014-02-03 | Nippon Telegr & Teleph Corp <Ntt> | 縮約装置、縮約方法、およびプログラム |
Also Published As
Publication number | Publication date |
---|---|
WO2006057948A2 (en) | 2006-06-01 |
EP1825354A2 (en) | 2007-08-29 |
CN101095102B (zh) | 2010-08-04 |
US20060123325A1 (en) | 2006-06-08 |
EP1825354A4 (en) | 2008-12-17 |
CN101095102A (zh) | 2007-12-26 |
US7512647B2 (en) | 2009-03-31 |
JP4733143B2 (ja) | 2011-07-27 |
WO2006057948A3 (en) | 2007-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4733143B2 (ja) | 圧縮ガロア域計算システム | |
JP4460047B2 (ja) | ガロア体乗算システム | |
US7827471B2 (en) | Determining message residue using a set of polynomials | |
US5699368A (en) | Error-correcting encoder, error-correcting decoder, and data transmitting system with error-correcting codes | |
US8176396B2 (en) | System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic | |
JP4739020B2 (ja) | 小型ガロア体乗算器エンジン | |
EP0963047B1 (en) | Reed Solomon coding apparatus and Reed Solomon coding method | |
US5912905A (en) | Error-correcting encoder, error-correcting decoder and data transmitting system with error-correcting codes | |
KR20020047134A (ko) | 데이터를 코딩 및 디코딩하는 방법 및 장치 | |
US7162679B2 (en) | Methods and apparatus for coding and decoding data using Reed-Solomon codes | |
CN110380738B (zh) | 参数软件可配置的rs编码器ip核电路结构及其编码方法 | |
JPH10135848A (ja) | リードソロモン符号化装置およびその方法 | |
US5272661A (en) | Finite field parallel multiplier | |
JPH07212248A (ja) | エラー位置多項式の計算方法およびその装置 | |
JP2006515495A (ja) | 通信システムにおけるエラー訂正符号を復号する装置及び方法 | |
US5495488A (en) | Arithmetic circuit having a simple structure for producing an error numeric value polynomial and an error locator polynomial | |
US5964826A (en) | Division circuits based on power-sum circuit for finite field GF(2m) | |
JP3343857B2 (ja) | 復号装置、演算装置およびこれらの方法 | |
JP3351413B2 (ja) | 並列処理リードソロモン符号化回路及びそれに用いる並列処理リードソロモン符号化方法 | |
US20050086278A1 (en) | Method and apparatus for performing multiplication in finite field GF(2n) | |
US20050033791A1 (en) | Single error Reed-Solomon decoder | |
WO1999038142A1 (fr) | Procede et appareil pour effectuer une operation arithmetique et support d'enregistrement dudit procede | |
JPH06230991A (ja) | 有限体での任意元素の逆数算出方法及び装置 | |
JP2963018B2 (ja) | リード・ソロモン誤り訂正符号復号化回路 | |
Detchart et al. | Polynomial ring transforms for efficient XOR-based erasure coding |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090219 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090224 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090525 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090601 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090624 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090701 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090724 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090731 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090821 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100209 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100510 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100517 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100803 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110322 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110421 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |