JP2008263509A5 - - Google Patents

Download PDF

Info

Publication number
JP2008263509A5
JP2008263509A5 JP2007105959A JP2007105959A JP2008263509A5 JP 2008263509 A5 JP2008263509 A5 JP 2008263509A5 JP 2007105959 A JP2007105959 A JP 2007105959A JP 2007105959 A JP2007105959 A JP 2007105959A JP 2008263509 A5 JP2008263509 A5 JP 2008263509A5
Authority
JP
Japan
Prior art keywords
phase
signal
integrator
clock
correction control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007105959A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008263509A (ja
JP4971861B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007105959A priority Critical patent/JP4971861B2/ja
Priority claimed from JP2007105959A external-priority patent/JP4971861B2/ja
Priority to US12/081,102 priority patent/US8199868B2/en
Publication of JP2008263509A publication Critical patent/JP2008263509A/ja
Publication of JP2008263509A5 publication Critical patent/JP2008263509A5/ja
Application granted granted Critical
Publication of JP4971861B2 publication Critical patent/JP4971861B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007105959A 2007-04-13 2007-04-13 クロックアンドデータリカバリ回路 Expired - Fee Related JP4971861B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007105959A JP4971861B2 (ja) 2007-04-13 2007-04-13 クロックアンドデータリカバリ回路
US12/081,102 US8199868B2 (en) 2007-04-13 2008-04-10 Clock and data recovery circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007105959A JP4971861B2 (ja) 2007-04-13 2007-04-13 クロックアンドデータリカバリ回路

Publications (3)

Publication Number Publication Date
JP2008263509A JP2008263509A (ja) 2008-10-30
JP2008263509A5 true JP2008263509A5 (https=) 2010-05-06
JP4971861B2 JP4971861B2 (ja) 2012-07-11

Family

ID=39853692

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007105959A Expired - Fee Related JP4971861B2 (ja) 2007-04-13 2007-04-13 クロックアンドデータリカバリ回路

Country Status (2)

Country Link
US (1) US8199868B2 (https=)
JP (1) JP4971861B2 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5300671B2 (ja) * 2009-09-14 2013-09-25 株式会社東芝 クロックリカバリ回路およびデータ再生回路
US8879185B1 (en) * 2010-11-03 2014-11-04 Marvell International Ltd. Disk synchronous write architecture for bit-patterned recording
US9077349B2 (en) * 2012-02-21 2015-07-07 Qualcomm Incorporated Automatic detection and compensation of frequency offset in point-to-point communication
JP6135217B2 (ja) 2013-03-18 2017-05-31 富士通株式会社 信号補正装置、送信装置、信号補正方法、及び伝送システム
TWI598737B (zh) * 2017-01-20 2017-09-11 群聯電子股份有限公司 參考時脈訊號產生方法、記憶體儲存裝置及連接介面單元
CN116545818B (zh) * 2023-05-08 2026-04-17 上海米硅科技有限公司 一种应用于伪随机二进制序列的时钟数据对齐方法及装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003073280A1 (en) * 2002-02-26 2003-09-04 Advantest Corporation Measuring apparatus and measuring method
US7486894B2 (en) * 2002-06-25 2009-02-03 Finisar Corporation Transceiver module and integrated circuit with dual eye openers
JP3973502B2 (ja) * 2002-07-09 2007-09-12 Ｎｅｃエレクトロニクス株式会社 クロックデータリカバリー回路
JP4335586B2 (ja) * 2003-06-11 2009-09-30 Ｎｅｃエレクトロニクス株式会社 クロックアンドデータリカバリ回路
JP4651298B2 (ja) * 2004-04-08 2011-03-16 三菱電機株式会社 周波数自動補正ｐｌｌ回路
US7336755B1 (en) * 2004-06-08 2008-02-26 Xilinx, Inc. PLL with low phase noise non-integer divider
US7574146B2 (en) * 2004-07-09 2009-08-11 Infinera Corporation Pattern-dependent error counts for use in correcting operational parameters in an optical receiver
JP4657662B2 (ja) * 2004-09-10 2011-03-23 ルネサスエレクトロニクス株式会社 クロックアンドデータリカバリ回路
US7164322B1 (en) * 2005-07-21 2007-01-16 Agilent Technologies, Inc. Establishing a tuning signal window for use in centering a multi-band voltage controlled oscillator

Similar Documents

Publication Publication Date Title
JP2008263509A5 (https=)
KR101944931B1 (ko) 가변 주파수 비율측정 다중 위상 펄스 폭 변조 생성
JP2011023804A5 (ja) 位相同期ループ回路
JP2012147426A5 (ja) デジタル位相周波数検出器
JP2010273118A (ja) 時間デジタル変換器
JP2013059058A5 (https=)
WO2011088368A3 (en) Frequency and phase acquisition of a clock and data recovery circuit without an external reference clock
KR102105139B1 (ko) 클럭 지연 검출회로 및 이를 이용하는 반도체 장치
TWI320265B (en) Delay-locked loop system and related method
JP2012114736A5 (https=)
WO2013076470A3 (en) Clock generator
JP2016119663A (ja) 動的に調整可能なオフセット遅延を有するｔｄｃ回路を備えるａｄｐｌｌ
WO2012117295A3 (en) Methods and devices for implementing all-digital phase locked loop
WO2010033436A3 (en) Techniques for generating fractional clock signals
JP5609585B2 (ja) Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置
JPS5853809B2 (ja) クロツクパルス再生回路
US9385731B2 (en) Phase-locked loop (PLL)
TW201830190A (zh) 無參考時脈互補式金氧半影像感測器
JP2008263508A (ja) クロックアンドデータリカバリ回路
JP4971861B2 (ja) クロックアンドデータリカバリ回路
TW200729736A (en) Clock distribution circuit and method thereof
JP2010124102A5 (https=)
CN104242931A (zh) 一种快速锁定的全数字锁相环及实现方法
KR101297413B1 (ko) 적응형 클럭 생성 장치 및 방법
CN105938330A (zh) 反弹高q值数字式pll锁相环仿真系统