JP2007502480A5 - - Google Patents

Download PDF

Info

Publication number
JP2007502480A5
JP2007502480A5 JP2006532517A JP2006532517A JP2007502480A5 JP 2007502480 A5 JP2007502480 A5 JP 2007502480A5 JP 2006532517 A JP2006532517 A JP 2006532517A JP 2006532517 A JP2006532517 A JP 2006532517A JP 2007502480 A5 JP2007502480 A5 JP 2007502480A5
Authority
JP
Japan
Prior art keywords
read
circuit
access
read access
allocation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006532517A
Other languages
English (en)
Japanese (ja)
Other versions
JP5066666B2 (ja
JP2007502480A (ja
Filing date
Publication date
Priority claimed from US10/442,718 external-priority patent/US6954826B2/en
Application filed filed Critical
Publication of JP2007502480A publication Critical patent/JP2007502480A/ja
Publication of JP2007502480A5 publication Critical patent/JP2007502480A5/ja
Application granted granted Critical
Publication of JP5066666B2 publication Critical patent/JP5066666B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2006532517A 2003-05-21 2004-04-30 キャッシュに適用可能な読み込みアクセス及び記憶回路の読み込み割り当て Expired - Fee Related JP5066666B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/442,718 US6954826B2 (en) 2003-05-21 2003-05-21 Read access and storage circuitry read allocation applicable to a cache
US10/442,718 2003-05-21
PCT/US2004/013372 WO2004107248A2 (en) 2003-05-21 2004-04-30 Read access and storage circuitry read allocation applicable to a cache

Publications (3)

Publication Number Publication Date
JP2007502480A JP2007502480A (ja) 2007-02-08
JP2007502480A5 true JP2007502480A5 (enExample) 2007-06-14
JP5066666B2 JP5066666B2 (ja) 2012-11-07

Family

ID=33450268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006532517A Expired - Fee Related JP5066666B2 (ja) 2003-05-21 2004-04-30 キャッシュに適用可能な読み込みアクセス及び記憶回路の読み込み割り当て

Country Status (7)

Country Link
US (2) US6954826B2 (enExample)
EP (1) EP1629385A4 (enExample)
JP (1) JP5066666B2 (enExample)
KR (1) KR101053008B1 (enExample)
CN (1) CN1791865B (enExample)
TW (1) TW200517833A (enExample)
WO (1) WO2004107248A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7555605B2 (en) * 2006-09-28 2009-06-30 Freescale Semiconductor, Inc. Data processing system having cache memory debugging support and method therefor
US8370562B2 (en) * 2007-02-25 2013-02-05 Sandisk Il Ltd. Interruptible cache flushing in flash memory systems
US8972671B2 (en) 2007-05-14 2015-03-03 Freescale Semiconductor, Inc. Method and apparatus for cache transactions in a data processing system
US8667226B2 (en) 2008-03-24 2014-03-04 Freescale Semiconductor, Inc. Selective interconnect transaction control for cache coherency maintenance
US8495287B2 (en) * 2010-06-24 2013-07-23 International Business Machines Corporation Clock-based debugging for embedded dynamic random access memory element in a processor core
US20120066676A1 (en) * 2010-09-09 2012-03-15 Yao Zu Dong Disabling circuitry from initiating modification, at least in part, of state-associated information
US8990660B2 (en) 2010-09-13 2015-03-24 Freescale Semiconductor, Inc. Data processing system having end-to-end error correction and method therefor
US8504777B2 (en) * 2010-09-21 2013-08-06 Freescale Semiconductor, Inc. Data processor for processing decorated instructions with cache bypass
US8566672B2 (en) 2011-03-22 2013-10-22 Freescale Semiconductor, Inc. Selective checkbit modification for error correction
US9208036B2 (en) 2011-04-19 2015-12-08 Freescale Semiconductor, Inc. Dynamic lockstep cache memory replacement logic
US9086977B2 (en) 2011-04-19 2015-07-21 Freescale Semiconductor, Inc. Cache memory with dynamic lockstep support
US8607121B2 (en) 2011-04-29 2013-12-10 Freescale Semiconductor, Inc. Selective error detection and error correction for a memory interface
US8990657B2 (en) 2011-06-14 2015-03-24 Freescale Semiconductor, Inc. Selective masking for error correction
KR101600601B1 (ko) 2014-03-07 2016-03-08 다인시스템주식회사 코일의 내주보호판 밀착장치

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02189658A (ja) * 1989-01-18 1990-07-25 Fuji Xerox Co Ltd キャッシュメモリ
JPH03113655A (ja) * 1989-09-28 1991-05-15 Matsushita Electric Ind Co Ltd キャッシュメモリとプロセッサエレメント
JPH03282831A (ja) * 1990-03-30 1991-12-13 Nec Corp インサーキットエミュレータ
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
JP2636107B2 (ja) * 1991-12-12 1997-07-30 工業技術院長 デバッグ支援装置
GB2265734A (en) * 1992-03-27 1993-10-06 Ibm Free memory cell management system
DE69327089T2 (de) * 1992-07-24 2000-04-13 Microsoft Corp., Redmond Rechnerverfahren und system zur zuordnung und zur freigabe von speichern.
US5689679A (en) 1993-04-28 1997-11-18 Digital Equipment Corporation Memory system and method for selective multi-level caching using a cache level code
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5829027A (en) * 1994-05-04 1998-10-27 Compaq Computer Corporation Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
US5561779A (en) * 1994-05-04 1996-10-01 Compaq Computer Corporation Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system
JP2680998B2 (ja) * 1994-07-26 1997-11-19 日本電気エンジニアリング株式会社 ビル群管理システム用端末装置
US5689707A (en) * 1995-12-04 1997-11-18 Ncr Corporation Method and apparatus for detecting memory leaks using expiration events and dependent pointers to indicate when a memory allocation should be de-allocated
US5745728A (en) * 1995-12-13 1998-04-28 International Business Machines Corporation Process or renders repeat operation instructions non-cacheable
US5819304A (en) * 1996-01-29 1998-10-06 Iowa State University Research Foundation, Inc. Random access memory assembly
JP2000099366A (ja) * 1998-09-21 2000-04-07 Fujitsu Ltd 演算処理装置および演算処理装置のデバッグ方法
US6353829B1 (en) * 1998-12-23 2002-03-05 Cray Inc. Method and system for memory allocation in a multiprocessing environment
US6496902B1 (en) 1998-12-31 2002-12-17 Cray Inc. Vector and scalar data cache for a vector multiprocessor
US6574708B2 (en) * 2001-05-18 2003-06-03 Broadcom Corporation Source controlled cache allocation
US20020174316A1 (en) * 2001-05-18 2002-11-21 Telgen Corporation Dynamic resource management and allocation in a distributed processing device

Similar Documents

Publication Publication Date Title
JP2007502480A5 (enExample)
JP2007501477A5 (enExample)
TWI252399B (en) Memory control device capable of estimating the memory power consumption
JP2004222298A5 (enExample)
NL1023939A1 (nl) Draagbare dataopslaginrichting met gelaagde geheugenarchitectuur.
JP2009005019A5 (enExample)
DE60320026D1 (de) Verbessertes speichermanagement für echtzeitanwendungen
JP2005339561A5 (enExample)
JP2010535387A5 (enExample)
WO2005101182A3 (en) Integrated circuit capable of pre-fetching data
WO2006028555A3 (en) Processor with dependence mechanism to predict whether a load is dependent on older store
JP2010520568A5 (enExample)
JP2004164641A5 (enExample)
JP2007504552A5 (enExample)
WO2006130208A3 (en) Translation information retrieval
JP2010198327A5 (ja) マイクロコントローラ
TW200637277A (en) Providing access to data shared by packet processing threads
JP2011002945A5 (enExample)
JP2007102312A5 (enExample)
ATE415664T1 (de) System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang
JP2006293760A5 (enExample)
TW200627468A (en) Balanced bitcell design for a multi-port register file
JP2004220678A5 (enExample)
TW200703097A (en) Processor and method of indirect register read and write operations
JP2002365077A5 (enExample)