JP2005025719A5 - - Google Patents

Download PDF

Info

Publication number
JP2005025719A5
JP2005025719A5 JP2003425712A JP2003425712A JP2005025719A5 JP 2005025719 A5 JP2005025719 A5 JP 2005025719A5 JP 2003425712 A JP2003425712 A JP 2003425712A JP 2003425712 A JP2003425712 A JP 2003425712A JP 2005025719 A5 JP2005025719 A5 JP 2005025719A5
Authority
JP
Japan
Prior art keywords
operand
data elements
result
packed data
source data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003425712A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005025719A (ja
JP4869552B2 (ja
Filing date
Publication date
Priority claimed from US10/610,929 external-priority patent/US7539714B2/en
Application filed filed Critical
Publication of JP2005025719A publication Critical patent/JP2005025719A/ja
Publication of JP2005025719A5 publication Critical patent/JP2005025719A5/ja
Application granted granted Critical
Publication of JP4869552B2 publication Critical patent/JP4869552B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2003425712A 2003-06-30 2003-12-22 符号乗算処理を実行する方法及び装置 Expired - Fee Related JP4869552B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/610,929 US7539714B2 (en) 2003-06-30 2003-06-30 Method, apparatus, and instruction for performing a sign operation that multiplies
US610929 2003-06-30

Publications (3)

Publication Number Publication Date
JP2005025719A JP2005025719A (ja) 2005-01-27
JP2005025719A5 true JP2005025719A5 (enExample) 2007-02-01
JP4869552B2 JP4869552B2 (ja) 2012-02-08

Family

ID=33452633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003425712A Expired - Fee Related JP4869552B2 (ja) 2003-06-30 2003-12-22 符号乗算処理を実行する方法及び装置

Country Status (10)

Country Link
US (1) US7539714B2 (enExample)
EP (2) EP1496432A3 (enExample)
JP (1) JP4869552B2 (enExample)
KR (1) KR100841131B1 (enExample)
CN (1) CN1577249B (enExample)
BR (2) BR0306094A (enExample)
MX (1) MXPA03011899A (enExample)
RU (1) RU2275677C2 (enExample)
SG (1) SG144700A1 (enExample)
TW (1) TWI305882B (enExample)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7424501B2 (en) 2003-06-30 2008-09-09 Intel Corporation Nonlinear filtering and deblocking applications utilizing SIMD sign and absolute value operations
BRPI0506163B1 (pt) * 2004-09-20 2018-11-13 Divx Inc método de desbloqueio de um quadro de vídeo reconstruído
US7475103B2 (en) 2005-03-17 2009-01-06 Qualcomm Incorporated Efficient check node message transform approximation for LDPC decoder
US8212823B2 (en) * 2005-09-28 2012-07-03 Synopsys, Inc. Systems and methods for accelerating sub-pixel interpolation in video processing applications
US20080071851A1 (en) * 2006-09-20 2008-03-20 Ronen Zohar Instruction and logic for performing a dot-product operation
US9069547B2 (en) * 2006-09-22 2015-06-30 Intel Corporation Instruction and logic for processing text strings
US20090113174A1 (en) * 2007-10-31 2009-04-30 Texas Instruments Incorporated Sign Operation Instructions and Circuitry
US8515052B2 (en) 2007-12-17 2013-08-20 Wai Wu Parallel signal processing system and method
US8041927B2 (en) * 2008-04-16 2011-10-18 Nec Corporation Processor apparatus and method of processing multiple data by single instructions
CN102132338B (zh) * 2008-10-24 2013-06-19 夏普株式会社 显示装置和显示装置的驱动方法
US9747105B2 (en) * 2009-12-17 2017-08-29 Intel Corporation Method and apparatus for performing a shift and exclusive or operation in a single instruction
US9003170B2 (en) * 2009-12-22 2015-04-07 Intel Corporation Bit range isolation instructions, methods, and apparatus
KR101924885B1 (ko) * 2010-07-14 2018-12-04 가부시키가이샤 엔.티.티.도코모 비디오 코딩을 위한 저 복잡성 인트라 예측
RU2467377C1 (ru) * 2011-04-19 2012-11-20 ОАО "Концерн "Моринформсистема-Агат" Способ и устройство умножения чисел в коде "1 из 4"
RU2461867C1 (ru) * 2011-06-23 2012-09-20 Российская Федерация, от имени которой выступает Государственная корпорация по атомной энергии "Росатом" - Госкорпорация "Росатом" Реконфигурируемый вычислительный конвейер
US9507593B2 (en) * 2011-12-23 2016-11-29 Intel Corporation Instruction for element offset calculation in a multi-dimensional array
US9715383B2 (en) 2012-03-15 2017-07-25 International Business Machines Corporation Vector find element equal instruction
US9710266B2 (en) 2012-03-15 2017-07-18 International Business Machines Corporation Instruction to compute the distance to a specified memory boundary
US9459868B2 (en) 2012-03-15 2016-10-04 International Business Machines Corporation Instruction to load data up to a dynamically determined memory boundary
US9459867B2 (en) 2012-03-15 2016-10-04 International Business Machines Corporation Instruction to load data up to a specified memory boundary indicated by the instruction
US9501276B2 (en) * 2012-12-31 2016-11-22 Intel Corporation Instructions and logic to vectorize conditional loops
US9207941B2 (en) * 2013-03-15 2015-12-08 Intel Corporation Systems, apparatuses, and methods for reducing the number of short integer multiplications
CN103995475B (zh) * 2014-05-16 2016-05-18 北京航空航天大学 一种柔性嵌入式被测设备模拟器
US20160125263A1 (en) 2014-11-03 2016-05-05 Texas Instruments Incorporated Method to compute sliding window block sum using instruction based selective horizontal addition in vector processor
US20160188341A1 (en) * 2014-12-24 2016-06-30 Elmoustapha Ould-Ahmed-Vall Apparatus and method for fused add-add instructions
US10346944B2 (en) 2017-04-09 2019-07-09 Intel Corporation Machine learning sparse computation mechanism
CN108733347B (zh) * 2017-04-20 2021-01-29 杭州海康威视数字技术股份有限公司 一种数据处理方法及装置
RU2653310C1 (ru) * 2017-05-24 2018-05-07 федеральное государственное бюджетное образовательное учреждение высшего образования "Воронежский государственный университет" (ФГБОУ ВО "ВГУ") Устройство для умножения числа по модулю на константу
CN109284822B (zh) * 2017-07-20 2021-09-21 上海寒武纪信息科技有限公司 一种神经网络运算装置及方法
RU2666285C1 (ru) * 2017-10-06 2018-09-06 Федеральное государственное бюджетное образовательное учреждение высшего образования "Вятский государственный университет" (ВятГУ) Способ организации выполнения операции умножения двух чисел в модулярно-логарифмическом формате представления с плавающей точкой на гибридных многоядерных процессорах
KR102704647B1 (ko) * 2017-10-12 2024-09-10 삼성전자주식회사 전자 장치 및 그 제어 방법
KR102894225B1 (ko) * 2020-04-07 2025-12-03 삼성전자 주식회사 뉴럴 네트워크 연산 수행을 위한 뉴럴 네트워크 장치, 뉴럴 네트워크 장치의 동작 방법 및 뉴럴 네트워크 장치를 포함하는 애플리케이션 프로세서
US11614920B2 (en) * 2020-05-07 2023-03-28 Meta Platforms, Inc. Bypassing zero-value multiplications in a hardware multiplier

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1398092A (fr) * 1964-03-26 1965-05-07 Saint Gobain Nouveau circuit électronique de commutation
FR1509926A (fr) * 1966-03-21 1968-01-19 Saint Gobain Techn Nouvelles Circuit multiplicateur scalaire
JPS6297060A (ja) * 1985-10-23 1987-05-06 Mitsubishi Electric Corp デイジタルシグナルプロセツサ
SU1309020A1 (ru) * 1985-12-23 1987-05-07 Горьковский Исследовательский Физико-Технический Институт При Горьковском Государственном Университете Им.Н.И.Лобачевского Устройство дл умножени
JPS63310023A (ja) * 1987-06-11 1988-12-19 Matsushita Electric Ind Co Ltd 符号付固定小数点乗算装置
NL9001608A (nl) * 1990-07-16 1992-02-17 Philips Nv Ontvanger voor meerwaardige digitale signalen.
JPH04155503A (ja) * 1990-10-19 1992-05-28 Matsushita Electric Ind Co Ltd ニューロ制御装置
US5128890A (en) * 1991-05-06 1992-07-07 Motorola, Inc. Apparatus for performing multiplications with reduced power and a method therefor
US5349545A (en) * 1992-11-24 1994-09-20 Intel Corporation Arithmetic logic unit dequantization
US6023489A (en) * 1995-05-24 2000-02-08 Leica Geosystems Inc. Method and apparatus for code synchronization in a global positioning system receiver
CN1107905C (zh) * 1995-08-31 2003-05-07 英特尔公司 在分组数据上执行乘－加运算的装置
US6038583A (en) * 1997-10-23 2000-03-14 Advanced Micro Devices, Inc. Method and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded products
US6490607B1 (en) * 1998-01-28 2002-12-03 Advanced Micro Devices, Inc. Shared FP and SIMD 3D multiplier
US6243803B1 (en) * 1998-03-31 2001-06-05 Intel Corporation Method and apparatus for computing a packed absolute differences with plurality of sign bits using SIMD add circuitry
US6351293B1 (en) * 1998-05-18 2002-02-26 Sarnoff Corporation Decision directed phase detector
US6292814B1 (en) * 1998-06-26 2001-09-18 Hitachi America, Ltd. Methods and apparatus for implementing a sign function
US6397240B1 (en) * 1999-02-18 2002-05-28 Agere Systems Guardian Corp. Programmable accelerator for a programmable processor system

Similar Documents

Publication Publication Date Title
JP2005025719A5 (enExample)
US12314717B2 (en) Systems, methods, and apparatuses for dot production operations
US20250130806A1 (en) Implicit Global Pointer Relative Addressing for Global Memory Access
ES2988858T3 (es) Sistemas y métodos para implementar operaciones de teselas en cadena
JP2005025718A5 (enExample)
JP5647859B2 (ja) 乗累算演算を実行するための装置および方法
US8108846B2 (en) Compiling scalar code for a single instruction multiple data (SIMD) execution engine
US9632777B2 (en) Gather/scatter of multiple data elements with packed loading/storing into/from a register file entry
CN108369511B (zh) 用于基于通道的跨步存储操作的指令和逻辑
TWI730016B (zh) 用於跨步分散運算的指令與邏輯的處理器、方法及系統
US7065631B2 (en) Software controllable register map
JP2007505373A5 (enExample)
ES2934513T3 (es) Sistemas y métodos para omitir operaciones matriciales intrascendentes
US20160188337A1 (en) Hardware apparatuses and methods to prefetch a multidimensional block of elements from a multimensional array
JP2010504594A5 (enExample)
KR20190029515A (ko) 비트폭이 다른 연산 데이터를 지원하는 연산 유닛, 연산 방법 및 연산 장치
US11669326B2 (en) Systems, methods, and apparatuses for dot product operations
RU2003137709A (ru) Способ, устройство и команда для выполнения знаковой операции умножения
TW201723817A (zh) 用於取得多重向量元素操作之指令及邏輯
CN102077195A (zh) 具有紧凑指令集架构的微处理器
TW201723815A (zh) 用於偶數與奇數向量取得操作之指令及邏輯
JP2007510972A5 (enExample)
WO2004072848A3 (en) Method and apparatus for hazard detection and management in a pipelined digital processor
ES2971474T3 (es) Método y aparato de aproximación utilizando polinomios
CN109298886A (zh) Simd指令执行方法、装置及处理器