CN1791865B - 适用于高速缓存的读访问和存储电路读分配 - Google Patents

适用于高速缓存的读访问和存储电路读分配 Download PDF

Info

Publication number
CN1791865B
CN1791865B CN2004800137047A CN200480013704A CN1791865B CN 1791865 B CN1791865 B CN 1791865B CN 2004800137047 A CN2004800137047 A CN 2004800137047A CN 200480013704 A CN200480013704 A CN 200480013704A CN 1791865 B CN1791865 B CN 1791865B
Authority
CN
China
Prior art keywords
read
cache
access
allocation
circuitry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2004800137047A
Other languages
English (en)
Chinese (zh)
Other versions
CN1791865A (zh
Inventor
威廉·C·莫耶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN1791865A publication Critical patent/CN1791865A/zh
Application granted granted Critical
Publication of CN1791865B publication Critical patent/CN1791865B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
CN2004800137047A 2003-05-21 2004-04-30 适用于高速缓存的读访问和存储电路读分配 Expired - Fee Related CN1791865B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/442,718 US6954826B2 (en) 2003-05-21 2003-05-21 Read access and storage circuitry read allocation applicable to a cache
US10/442,718 2003-05-21
PCT/US2004/013372 WO2004107248A2 (en) 2003-05-21 2004-04-30 Read access and storage circuitry read allocation applicable to a cache

Publications (2)

Publication Number Publication Date
CN1791865A CN1791865A (zh) 2006-06-21
CN1791865B true CN1791865B (zh) 2011-05-18

Family

ID=33450268

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2004800137047A Expired - Fee Related CN1791865B (zh) 2003-05-21 2004-04-30 适用于高速缓存的读访问和存储电路读分配

Country Status (7)

Country Link
US (2) US6954826B2 (enExample)
EP (1) EP1629385A4 (enExample)
JP (1) JP5066666B2 (enExample)
KR (1) KR101053008B1 (enExample)
CN (1) CN1791865B (enExample)
TW (1) TW200517833A (enExample)
WO (1) WO2004107248A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7555605B2 (en) * 2006-09-28 2009-06-30 Freescale Semiconductor, Inc. Data processing system having cache memory debugging support and method therefor
US8370562B2 (en) * 2007-02-25 2013-02-05 Sandisk Il Ltd. Interruptible cache flushing in flash memory systems
US8972671B2 (en) 2007-05-14 2015-03-03 Freescale Semiconductor, Inc. Method and apparatus for cache transactions in a data processing system
US8667226B2 (en) 2008-03-24 2014-03-04 Freescale Semiconductor, Inc. Selective interconnect transaction control for cache coherency maintenance
US8495287B2 (en) * 2010-06-24 2013-07-23 International Business Machines Corporation Clock-based debugging for embedded dynamic random access memory element in a processor core
US20120066676A1 (en) * 2010-09-09 2012-03-15 Yao Zu Dong Disabling circuitry from initiating modification, at least in part, of state-associated information
US8990660B2 (en) 2010-09-13 2015-03-24 Freescale Semiconductor, Inc. Data processing system having end-to-end error correction and method therefor
US8504777B2 (en) * 2010-09-21 2013-08-06 Freescale Semiconductor, Inc. Data processor for processing decorated instructions with cache bypass
US8566672B2 (en) 2011-03-22 2013-10-22 Freescale Semiconductor, Inc. Selective checkbit modification for error correction
US9208036B2 (en) 2011-04-19 2015-12-08 Freescale Semiconductor, Inc. Dynamic lockstep cache memory replacement logic
US9086977B2 (en) 2011-04-19 2015-07-21 Freescale Semiconductor, Inc. Cache memory with dynamic lockstep support
US8607121B2 (en) 2011-04-29 2013-12-10 Freescale Semiconductor, Inc. Selective error detection and error correction for a memory interface
US8990657B2 (en) 2011-06-14 2015-03-24 Freescale Semiconductor, Inc. Selective masking for error correction
KR101600601B1 (ko) 2014-03-07 2016-03-08 다인시스템주식회사 코일의 내주보호판 밀착장치

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5829027A (en) * 1994-05-04 1998-10-27 Compaq Computer Corporation Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
US6353829B1 (en) * 1998-12-23 2002-03-05 Cray Inc. Method and system for memory allocation in a multiprocessing environment
US6496902B1 (en) * 1998-12-31 2002-12-17 Cray Inc. Vector and scalar data cache for a vector multiprocessor

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02189658A (ja) * 1989-01-18 1990-07-25 Fuji Xerox Co Ltd キャッシュメモリ
JPH03113655A (ja) * 1989-09-28 1991-05-15 Matsushita Electric Ind Co Ltd キャッシュメモリとプロセッサエレメント
JPH03282831A (ja) * 1990-03-30 1991-12-13 Nec Corp インサーキットエミュレータ
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
JP2636107B2 (ja) * 1991-12-12 1997-07-30 工業技術院長 デバッグ支援装置
GB2265734A (en) * 1992-03-27 1993-10-06 Ibm Free memory cell management system
DE69327089T2 (de) * 1992-07-24 2000-04-13 Microsoft Corp., Redmond Rechnerverfahren und system zur zuordnung und zur freigabe von speichern.
US5689679A (en) 1993-04-28 1997-11-18 Digital Equipment Corporation Memory system and method for selective multi-level caching using a cache level code
US5561779A (en) * 1994-05-04 1996-10-01 Compaq Computer Corporation Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system
JP2680998B2 (ja) * 1994-07-26 1997-11-19 日本電気エンジニアリング株式会社 ビル群管理システム用端末装置
US5689707A (en) * 1995-12-04 1997-11-18 Ncr Corporation Method and apparatus for detecting memory leaks using expiration events and dependent pointers to indicate when a memory allocation should be de-allocated
US5745728A (en) * 1995-12-13 1998-04-28 International Business Machines Corporation Process or renders repeat operation instructions non-cacheable
US5819304A (en) * 1996-01-29 1998-10-06 Iowa State University Research Foundation, Inc. Random access memory assembly
JP2000099366A (ja) * 1998-09-21 2000-04-07 Fujitsu Ltd 演算処理装置および演算処理装置のデバッグ方法
US6574708B2 (en) * 2001-05-18 2003-06-03 Broadcom Corporation Source controlled cache allocation
US20020174316A1 (en) * 2001-05-18 2002-11-21 Telgen Corporation Dynamic resource management and allocation in a distributed processing device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5829027A (en) * 1994-05-04 1998-10-27 Compaq Computer Corporation Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
US6353829B1 (en) * 1998-12-23 2002-03-05 Cray Inc. Method and system for memory allocation in a multiprocessing environment
US6496902B1 (en) * 1998-12-31 2002-12-17 Cray Inc. Vector and scalar data cache for a vector multiprocessor

Also Published As

Publication number Publication date
US6954826B2 (en) 2005-10-11
US20050273562A1 (en) 2005-12-08
US7185148B2 (en) 2007-02-27
TW200517833A (en) 2005-06-01
US20040236911A1 (en) 2004-11-25
KR101053008B1 (ko) 2011-07-29
JP5066666B2 (ja) 2012-11-07
WO2004107248A2 (en) 2004-12-09
CN1791865A (zh) 2006-06-21
EP1629385A4 (en) 2008-08-27
WO2004107248A3 (en) 2005-04-07
KR20060017802A (ko) 2006-02-27
EP1629385A2 (en) 2006-03-01
JP2007502480A (ja) 2007-02-08

Similar Documents

Publication Publication Date Title
CN1791865B (zh) 适用于高速缓存的读访问和存储电路读分配
JP4814786B2 (ja) データ処理システムにおけるメモリ管理
US7120755B2 (en) Transfer of cache lines on-chip between processing cores in a multi-core system
CN105900076B (zh) 用于处理多个交易的数据处理系统及方法
JP3888508B2 (ja) キャッシュ・データ管理方法
TW508575B (en) CLFLUSH micro-architectural implementation method and system
JP4298800B2 (ja) キャッシュメモリにおけるプリフェッチ管理
JP2004038981A (ja) データ処理装置用トレース要素生成システム
JP2010505195A (ja) キャッシュ・メモリ・デバッグ・サポートを有するデータ処理システムおよびそのための方法
KR100348099B1 (ko) 단일의캐쉬액세스파이프단을이용하여파이프라인저장명령을실행하기위한장치및방법과,파이프라인프로세서및,컴퓨터시스템
US6684303B2 (en) Method and device to use memory access request tags
KR100322223B1 (ko) 대기행렬및스누프테이블을갖는메모리제어기
KR20190112019A (ko) 비교 및 스왑 트랜잭션
KR100532417B1 (ko) 디지털 신호 처리장치의 저전력 소비형 캐시 메모리 장치및 이에 대한 제어방법
US9158697B2 (en) Method for cleaning cache of processor and associated processor
US6643736B1 (en) Scratch pad memories
GB2502858A (en) A method of copying data from a first memory location and storing it in a cache line associated with a different memory location
US7356647B1 (en) Cache with integrated capability to write out entire cache
US11275589B2 (en) Method for managing the supply of information, such as instructions, to a microprocessor, and a corresponding system
US7035981B1 (en) Asynchronous input/output cache having reduced latency
CN118363901B (zh) PCIe设备、电子组件及电子设备
US8443145B2 (en) Distributed memory usage for a system having multiple integrated circuits each including processors
CN117130953A (zh) 指针之外的写入
US7840757B2 (en) Method and apparatus for providing high speed memory for a processing unit
JP2011192012A (ja) データ処理システム及びアクセス制御方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: LAMBUTH CO.

Free format text: FORMER OWNER: FREESCALE SEMICONDUCTOR, INC.

Effective date: 20120802

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120802

Address after: American California

Patentee after: Rambus Corp.

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110518

Termination date: 20130430