JP2007329474A - ハイブリッド・チャネル配向を有するcmosデバイスおよびファセット形成エピタキシを用いてハイブリッド・チャネル配向を有するcmosデバイを作製するための方法 - Google Patents
ハイブリッド・チャネル配向を有するcmosデバイスおよびファセット形成エピタキシを用いてハイブリッド・チャネル配向を有するcmosデバイを作製するための方法 Download PDFInfo
- Publication number
- JP2007329474A JP2007329474A JP2007135089A JP2007135089A JP2007329474A JP 2007329474 A JP2007329474 A JP 2007329474A JP 2007135089 A JP2007135089 A JP 2007135089A JP 2007135089 A JP2007135089 A JP 2007135089A JP 2007329474 A JP2007329474 A JP 2007329474A
- Authority
- JP
- Japan
- Prior art keywords
- device region
- fet
- semiconductor
- orientation
- equivalent crystal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 54
- 230000008569 process Effects 0.000 title claims description 32
- 238000000407 epitaxy Methods 0.000 title description 15
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 claims abstract description 160
- 239000013078 crystal Substances 0.000 claims abstract description 78
- 239000000758 substrate Substances 0.000 claims abstract description 73
- 230000000295 complement effect Effects 0.000 claims abstract description 32
- 230000005669 field effect Effects 0.000 claims abstract description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 44
- 239000010703 silicon Substances 0.000 claims description 43
- 239000000463 material Substances 0.000 claims description 21
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 19
- 238000002955 isolation Methods 0.000 claims description 15
- 239000012212 insulator Substances 0.000 claims description 9
- -1 Si: C Inorganic materials 0.000 claims description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 4
- 229910000927 Ge alloy Inorganic materials 0.000 claims description 4
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 4
- 150000001875 compounds Chemical class 0.000 claims description 4
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 4
- 230000003068 static effect Effects 0.000 claims description 3
- 230000000873 masking effect Effects 0.000 claims description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 35
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000004020 conductor Substances 0.000 description 8
- 230000000694 effects Effects 0.000 description 8
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 7
- 238000005530 etching Methods 0.000 description 6
- 238000001459 lithography Methods 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910021193 La 2 O 3 Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 229910002367 SrTiO Inorganic materials 0.000 description 1
- 229910010413 TiO 2 Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1037—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Recrystallisation Techniques (AREA)
Abstract
【解決手段】第一のデバイス領域2は、第一の等価結晶面の組の一つの方位に配向した実質的に平坦な表面16Aを有し、第二のデバイス領域は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面16Bを有する突起形半導体構造物18を含む。そのような半導体基板を用いて、半導体デバイス構造を形成することができる。詳しくは、第一のデバイス領域に第一の電界効果トランジスタ(FET)を形成することができ、第一のFETは、第一のデバイス領域の実質的に平坦な表面に沿って延在するチャネルを含む。第二のデバイス領域に第二の、相補FETを形成することができ、第二の、相補FETは、第二のデバイス領域にある突起形半導体構造物の複数の交差する表面に沿って延在するチャネルを含む。
【選択図】図4
Description
第一のデバイス領域と第二のデバイス領域とを含む半導体基板であって、第一のデバイス領域は、第一の等価結晶面の組の一つの面の方位に配向した実質的に平坦な表面を有し、第二のデバイス領域は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面を有する突起形半導体構造物を含む半導体基板と、
第一のデバイス領域に配置された第一の電界効果トランジスタ(FET)であって、第一のデバイス領域の実質的に平坦な上部表面の方位に延在するチャネルを含む第一のFETと、
第二のデバイス領域に配置された第二の、相補FETであって、第二のデバイス領域にある突起形半導体構造物の複数の交差する上部表面の方位に延在するチャネルを含む第二の、相補FETと、
を含む半導体デバイスに関する。
少なくとも第一のデバイス領域と第二のデバイス領域とを含む半導体基板であって、第一のデバイス領域と第二のデバイス領域との両方が、第一の等価結晶面の組の一つの面の方位に配向した実質的に平坦な上部表面を有する基板を形成する工程と、
第一のデバイス領域を選択的にマスクする工程と、
第二のデバイス領域に突起形半導体構造物を成長させる工程であって、突起形半導体構造物は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面を有する工程と、
第一のデバイス領域のマスクを除去する工程と、
第一の電界効果トランジスタ(FET)を第一のデバイス領域に形成し、第二の、相補FETを第二のデバイス領域に形成する工程であって、第一のFETは、第一のデバイス領域の実質的に平坦な上部表面の方位に延在するチャネルを含み、第二の、相補FETは、第二のデバイス領域にある突起形半導体構造物の複数の交差する上部表面に沿って延在するチャネルを含む工程と、
を含む方法に関する。
4 第二の、相補デバイス領域
10 基板
11 アイソレーション領域
16A 実質的に平坦な表面
16B 交差する表面
18 突起形半導体構造物
20 ゲート構造物
22 ゲート誘電体
24 ゲート誘電体
2S 第一のFETのソース領域
2D 第一のFETのドレイン領域
2C 第一のFETのチャネル領域
4S 第二のFETのソース領域
4D 第二のFETのドレイン領域
4C 第二のFETのチャネル領域
Claims (13)
- 半導体デバイスであって、
第一のデバイス領域と第二のデバイス領域とを含む半導体基板であって、前記第一のデバイス領域は、第一の等価結晶面の組の一つの方位に配向した実質的に平坦な表面を有し、前記第二のデバイス領域は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面を有する突起形半導体構造物を含む半導体基板と、
前記第一のデバイス領域に配置された第一の電界効果トランジスタ(FET)であって、前記第一のデバイス領域の前記実質的に平坦な上部表面に沿って延在するチャネルを含む第一のFETと、
前記第二のデバイス領域に配置された第二の、相補FETであって、前記第二のデバイス領域にある前記突起形半導体構造物の前記複数の交差する上部表面に沿って延在するチャネルを含む第二の、相補型FETと、
を含む半導体デバイス。 - 前記半導体基板と前記突起形半導体構造物とは、Si、SiGe、傾斜SiGe、Ge、Ge合金、Si:C、SiGe:C、GaAs、InAs、InPおよびIII‐VまたはII‐VI化合物半導体からなる群から独立に選ばれる半導体材料を含む、請求項1に記載の半導体デバイス。
- 前記半導体基板と前記突起形半導体構造とは、ともにシリコンを含み、前記第一の等価結晶面の組と第二の等価結晶面の組とは、シリコンの{100}、{110}および{111}面からなる群から選ばれる、請求項1に記載の半導体デバイス。
- 前記第一の等価結晶面の組はシリコンの{100}面であり、前記第二の、別の等価結晶面の組はシリコンの{111}面であり、前記第一のFETはn‐チャネルFETであり、前記第二の、相補FETはp‐チャネルFETである、請求項3に記載の半導体デバイス。
- 前記第一の等価結晶面の組はシリコンの{110}面であり、前記第二の、別の等価結晶面の組はシリコンの{111}面であり、前記第一のFETはp‐チャネルFETであり、前記第二の、相補FETはn‐チャネルFETである、請求項3に記載の半導体デバイス。
- 前記第一のデバイス領域と前記第二のデバイス領域との一方に配置された少なくとも一つのプル・ダウンFETと、前記第一のデバイス領域と前記第二のデバイス領域との他方に配置された少なくとも一つのプル・アップFETと、を含むスタティック・ランダム・アクセス・メモリ(SRAM)セルを含む、請求項1に記載の半導体デバイス。
- 前記半導体基板は、バルク半導体構造物を含む、請求項1に記載の半導体デバイス。
- 前記半導体基板は、セミコンダクタ・オン・インシュレータ構成を有し、底部から上部に、基部半導体基板層、埋め込みインシュレータ層および半導体デバイス層を含む、請求項1に記載の半導体デバイス。
- 前記第一のデバイス領域と前記第二のデバイス領域とは、一つ以上のアイソレーション領域で互いに分離される、請求項1に記載の半導体デバイス。
- 半導体デバイスを形成するための方法であって、
少なくとも第一のデバイス領域と第二のデバイス領域とを含む半導体基板であって、前記第一のデバイス領域と前記第二のデバイス領域との両方が、第一の等価結晶面の組の一つの方位に配向した実質的に平坦な上部表面を有する半導体基板を形成する工程と、
前記第一のデバイス領域を選択的にマスクする工程と、
前記第二のデバイス領域に突起形半導体構造物を成長させる工程であって、前記突起形半導体構造物は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面を有する工程と、
前記第一のデバイス領域のマスクを除去する工程と、
前記第一のデバイス領域に第一の電界効果トランジスタ(FET)を形成し、前記第二のデバイス領域に第二の、相補FETを形成する工程であって、前記第一のFETは、前記第一のデバイス領域の前記実質的に平坦な上部表面に沿って延在するチャネルを含み、前記第二の、相補FETは、前記第二のデバイス領域にある前記突起形半導体構造物の前記複数の交差する上部表面に沿って延在するチャネルを含む工程と、
を含む方法。 - 前記突起形半導体構造物は、ファセット・エピタキシャル・プロセスによって成長する、請求項10に記載の方法。
- 前記ファセット・エピタキシャル・プロセスは、700℃から900℃の範囲の成長温度と、5Torr(667パスカル)から80Torr(10,666パスカル)の範囲の成長圧力と、で実行される、請求項10に記載の方法。
- 第一および第二のデバイス領域を含む半導体基板であって、前記第一のデバイス領域は、第一の等価結晶面の組の一つの方位に配向した実質的に平坦な表面を有し、前記第二のデバイス領域は、第二の、別の等価結晶面の組の方位に配向した複数の交差する表面を有する突起形半導体構造物を含む、半導体基板。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/422,443 US7582516B2 (en) | 2006-06-06 | 2006-06-06 | CMOS devices with hybrid channel orientations, and methods for fabricating the same using faceted epitaxy |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2007329474A true JP2007329474A (ja) | 2007-12-20 |
Family
ID=38789118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007135089A Pending JP2007329474A (ja) | 2006-06-06 | 2007-05-22 | ハイブリッド・チャネル配向を有するcmosデバイスおよびファセット形成エピタキシを用いてハイブリッド・チャネル配向を有するcmosデバイを作製するための方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7582516B2 (ja) |
JP (1) | JP2007329474A (ja) |
CN (1) | CN101086991A (ja) |
TW (1) | TW200807632A (ja) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008010645A (ja) * | 2006-06-29 | 2008-01-17 | Toshiba Corp | 半導体記憶装置 |
JP2009182057A (ja) * | 2008-01-29 | 2009-08-13 | Toshiba Corp | 半導体装置とその製造方法 |
WO2009157040A1 (ja) * | 2008-06-25 | 2009-12-30 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
JP2010161349A (ja) * | 2008-12-08 | 2010-07-22 | Sumitomo Chemical Co Ltd | 半導体装置、半導体装置の製造方法、半導体基板、および半導体基板の製造方法 |
US7842982B2 (en) | 2008-01-29 | 2010-11-30 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
JP2011035391A (ja) * | 2009-07-31 | 2011-02-17 | Taiwan Semiconductor Manufacturing Co Ltd | 高移動度マルチゲートトランジスタのフィン構造 |
KR101410072B1 (ko) | 2013-02-01 | 2014-06-25 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 트렌치들에서 반도체 영역들을 형성하는 방법 |
JP2014199853A (ja) * | 2013-03-29 | 2014-10-23 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101354844B1 (ko) * | 2009-07-08 | 2014-01-22 | 가부시끼가이샤 도시바 | 반도체 장치 및 그의 제조 방법 |
US8841701B2 (en) * | 2011-08-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device having a channel defined in a diamond-like shape semiconductor structure |
US9142400B1 (en) | 2012-07-17 | 2015-09-22 | Stc.Unm | Method of making a heteroepitaxial layer on a seed area |
US20140054646A1 (en) | 2012-08-24 | 2014-02-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and Method for Multiple Gate Transistors |
US9147682B2 (en) | 2013-01-14 | 2015-09-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin spacer protected source and drain regions in FinFETs |
US8927373B2 (en) | 2013-03-13 | 2015-01-06 | Samsung Electronics Co, Ltd. | Methods of fabricating non-planar transistors including current enhancing structures |
KR20160029005A (ko) * | 2013-06-28 | 2016-03-14 | 인텔 코포레이션 | III-N 에피택시를 위한 Si (100) 웨이퍼들 상의 Si (111) 평면들을 가진 나노구조들 및 나노피처들 |
KR102245133B1 (ko) | 2014-10-13 | 2021-04-28 | 삼성전자 주식회사 | 이종 게이트 구조의 finFET를 구비한 반도체 소자 및 그 제조방법 |
US10833198B2 (en) | 2019-03-14 | 2020-11-10 | International Business Machines Corporation | Confined source drain epitaxy to reduce shorts in CMOS integrated circuits |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0923011A (ja) * | 1995-07-05 | 1997-01-21 | Hitachi Ltd | 半導体装置及びその製造方法 |
WO2005038931A1 (ja) * | 2003-10-20 | 2005-04-28 | Nec Corporation | 半導体装置及び半導体装置の製造方法 |
JP2005526385A (ja) * | 2002-04-04 | 2005-09-02 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 電界効果トランジスタおよびその製作方法 |
JP2006191109A (ja) * | 2005-01-04 | 2006-07-20 | Samsung Electronics Co Ltd | ファセットチャンネルを有する半導体素子及びその製造方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5273621A (en) * | 1989-11-27 | 1993-12-28 | At&T Bell Laboratories | Substantially facet-free selective epitaxial growth process |
JP2735041B2 (ja) * | 1995-07-28 | 1998-04-02 | 日本電気株式会社 | 半導体装置およびその製造方法 |
KR100505390B1 (ko) * | 2002-12-26 | 2005-08-03 | 매그나칩 반도체 유한회사 | 머지드 디램 엔 로직 소자의 제조방법 |
US6934182B2 (en) | 2003-10-03 | 2005-08-23 | International Business Machines Corporation | Method to improve cache capacity of SOI and bulk |
EP1555688B1 (en) | 2004-01-17 | 2009-11-11 | Samsung Electronics Co., Ltd. | Method of manufacturing a multi-sided-channel finfet transistor |
US20050275018A1 (en) | 2004-06-10 | 2005-12-15 | Suresh Venkatesan | Semiconductor device with multiple semiconductor layers |
US7262099B2 (en) * | 2004-08-23 | 2007-08-28 | Micron Technology, Inc. | Methods of forming field effect transistors |
KR100849177B1 (ko) * | 2005-01-04 | 2008-07-30 | 삼성전자주식회사 | 패싯 채널들을 갖는 모스 트랜지스터를 채택하는 반도체집적회로 소자들 및 그 제조방법들 |
US7566949B2 (en) * | 2006-04-28 | 2009-07-28 | International Business Machines Corporation | High performance 3D FET structures, and methods for forming the same using preferential crystallographic etching |
-
2006
- 2006-06-06 US US11/422,443 patent/US7582516B2/en not_active Expired - Fee Related
-
2007
- 2007-05-21 CN CNA2007101048309A patent/CN101086991A/zh active Pending
- 2007-05-22 JP JP2007135089A patent/JP2007329474A/ja active Pending
- 2007-06-04 TW TW096120013A patent/TW200807632A/zh unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0923011A (ja) * | 1995-07-05 | 1997-01-21 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP2005526385A (ja) * | 2002-04-04 | 2005-09-02 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 電界効果トランジスタおよびその製作方法 |
WO2005038931A1 (ja) * | 2003-10-20 | 2005-04-28 | Nec Corporation | 半導体装置及び半導体装置の製造方法 |
JP2006191109A (ja) * | 2005-01-04 | 2006-07-20 | Samsung Electronics Co Ltd | ファセットチャンネルを有する半導体素子及びその製造方法 |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008010645A (ja) * | 2006-06-29 | 2008-01-17 | Toshiba Corp | 半導体記憶装置 |
JP2009182057A (ja) * | 2008-01-29 | 2009-08-13 | Toshiba Corp | 半導体装置とその製造方法 |
JP4543093B2 (ja) * | 2008-01-29 | 2010-09-15 | 株式会社東芝 | 半導体装置 |
US7842982B2 (en) | 2008-01-29 | 2010-11-30 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
JP5158197B2 (ja) * | 2008-06-25 | 2013-03-06 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
WO2009157040A1 (ja) * | 2008-06-25 | 2009-12-30 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
US8362530B2 (en) | 2008-06-25 | 2013-01-29 | Fujitsu Semiconductor Limited | Semiconductor device including MISFET and its manufacture method |
JP2010161349A (ja) * | 2008-12-08 | 2010-07-22 | Sumitomo Chemical Co Ltd | 半導体装置、半導体装置の製造方法、半導体基板、および半導体基板の製造方法 |
JP2011035391A (ja) * | 2009-07-31 | 2011-02-17 | Taiwan Semiconductor Manufacturing Co Ltd | 高移動度マルチゲートトランジスタのフィン構造 |
KR101410072B1 (ko) | 2013-02-01 | 2014-06-25 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 트렌치들에서 반도체 영역들을 형성하는 방법 |
US9123633B2 (en) | 2013-02-01 | 2015-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming semiconductor regions in trenches |
US9780174B2 (en) | 2013-02-01 | 2017-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming semiconductor regions in trenches |
JP2014199853A (ja) * | 2013-03-29 | 2014-10-23 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20070278585A1 (en) | 2007-12-06 |
US7582516B2 (en) | 2009-09-01 |
CN101086991A (zh) | 2007-12-12 |
TW200807632A (en) | 2008-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2007329474A (ja) | ハイブリッド・チャネル配向を有するcmosデバイスおよびファセット形成エピタキシを用いてハイブリッド・チャネル配向を有するcmosデバイを作製するための方法 | |
JP5443983B2 (ja) | 応力がかけられたチャネル領域を有する改善されたcmosデバイス及びそれを製造する方法(半導体デバイスおよび該半導体デバイスの形成方法) | |
US7989296B2 (en) | Semiconductor device and method of manufacturing same | |
US7547641B2 (en) | Super hybrid SOI CMOS devices | |
US7560758B2 (en) | MOSFETs comprising source/drain recesses with slanted sidewall surfaces, and methods for fabricating the same | |
US9306019B2 (en) | Integrated circuits with nanowires and methods of manufacturing the same | |
US7485524B2 (en) | MOSFETs comprising source/drain regions with slanted upper surfaces, and method for fabricating the same | |
US7154118B2 (en) | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication | |
JP5308007B2 (ja) | 異なる垂直寸法のフィンを有するトリプル・ゲート・フィンfetおよびダブル・ゲート・フィンfet | |
US7456450B2 (en) | CMOS devices with hybrid channel orientations and method for fabricating the same | |
US7566949B2 (en) | High performance 3D FET structures, and methods for forming the same using preferential crystallographic etching | |
US8361859B2 (en) | Stressed transistor with improved metastability | |
JP2004128185A (ja) | 絶縁ゲート型電界効果型トランジスタ及び半導体装置、並びにその製造方法 | |
US10998441B2 (en) | Strained silicon complementary metal oxide semiconductor including a silicon containing tensile n-type fin field effect transistor and silicon containing compressive p-type fin field effect transistor formed using a dual relaxed substrate | |
US7410840B2 (en) | Building fully-depleted and bulk transistors on same chip | |
US20080311708A1 (en) | Hybrid strained orientated substrates and devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100219 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100617 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120724 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121017 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121127 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130423 |