JP2007194554A - Manufacturing method of hybrid multilayer circuit board - Google Patents

Manufacturing method of hybrid multilayer circuit board Download PDF

Info

Publication number
JP2007194554A
JP2007194554A JP2006013778A JP2006013778A JP2007194554A JP 2007194554 A JP2007194554 A JP 2007194554A JP 2006013778 A JP2006013778 A JP 2006013778A JP 2006013778 A JP2006013778 A JP 2006013778A JP 2007194554 A JP2007194554 A JP 2007194554A
Authority
JP
Japan
Prior art keywords
circuit board
multilayer circuit
manufacturing
copper foil
hybrid multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006013778A
Other languages
Japanese (ja)
Other versions
JP5079238B2 (en
Inventor
Yoshifumi Sugano
野 好 文 菅
Kunihiko Azeyanagi
柳 邦 彦 畔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Mektron KK
Original Assignee
Nippon Mektron KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Mektron KK filed Critical Nippon Mektron KK
Priority to JP2006013778A priority Critical patent/JP5079238B2/en
Publication of JP2007194554A publication Critical patent/JP2007194554A/en
Application granted granted Critical
Publication of JP5079238B2 publication Critical patent/JP5079238B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

<P>PROBLEM TO BE SOLVED: To provide a manufacturing method of a hybrid multilayer circuit board where a burr is not made during processing of through-holes, and the surface of a copper foil of an outer layer material in the case of stacking is protected from sticking of a foreign matter in the manufacturing method of the hybrid multilayer circuit board. <P>SOLUTION: In the manufacturing method of the hybrid multilayer circuit board having a structure where a cable B is pulled out from a multilayer part A; a resin coat 5 is formed on the surface of the copper foil of the outer layer at a multilayer and the through-holes 61 and 62 are worked with a drill through the resin coat. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、電子機器に使用される回路基板の製造方法に係わり、とくに部品実装する多層部からケーブル部が引き出された構造を有する混成多層回路基板の製造方法に関する。   The present invention relates to a method for manufacturing a circuit board used in an electronic device, and more particularly to a method for manufacturing a hybrid multilayer circuit board having a structure in which a cable part is drawn from a multilayer part on which a component is mounted.

部品実装する多層部からケーブル部が引き出された構造を有する混成多層回路基板としては、フレキシブルプリント基板の両面にリジットプリント基板を貼り合わせたリジットフレックス配線板がある(特許文献1参照)。また、複数のフレキシブルプリント基板を貼り合わせた多層フレキシブルプリント基板もある。これらを、混成多層回路基板と称する。   As a hybrid multilayer circuit board having a structure in which a cable part is drawn out from a multilayer part to be mounted with a component, there is a rigid flex wiring board in which a rigid printed board is bonded to both surfaces (see Patent Document 1). There is also a multilayer flexible printed circuit board in which a plurality of flexible printed circuit boards are bonded together. These are referred to as hybrid multilayer circuit boards.

混成多層回路基板の製造方法の一つとして、図8、図9に示す方法がある。これは、図8に示すように、予め形成しておいた内層コア基板4と、ケーブル部となる部分Bに相当する個所を打ち抜き除去した銅箔1および絶縁フィルム2を有する外層材料とを、外層材料と同じ箇所を打ち抜き除去した接着部材3を介して図9のように積層するものである。   One method for manufacturing a hybrid multilayer circuit board is shown in FIGS. As shown in FIG. 8, the inner layer core substrate 4 formed in advance and the outer layer material having the copper foil 1 and the insulating film 2 obtained by punching and removing the portion corresponding to the portion B to be the cable portion, It laminates | stacks like FIG. 9 through the adhesive member 3 which stamped and removed the same location as outer layer material.

この方法で形成された混成多層回路基板は、部品実装する多層部Aとケーブル部Bとの境界部分Cで接着部材成分の流れ出しが生じ、図10に示すように、区間Dでスロープ状の断面形状となってしまう。   In the hybrid multilayer circuit board formed by this method, the adhesive member component flows out at the boundary portion C between the multilayer portion A and the cable portion B on which the component is mounted, and as shown in FIG. It becomes a shape.

積層後にスルーホールを加工するときには、図11に示すように複数の混成多層基板を重ね合わせるが、多層部Aとケーブル部Bとの境界付近Eは隙間が空くことになる。この状態でドリル穴加工すると、図11に示すように、重ね合わせたときに上下の混成多層回路基板と密着している箇所に明けたスルーホール61は問題ないが、上下の混成多層回路基板との間に隙間が空く箇所に明けたスルーホール62には、図12の部分Fのようなバリやかえりが発生してしまうことになる。これは、ドリルが挿通したときに、外側にある材料を押し込む、または引き上げる力が生じるためである。   When a through hole is processed after stacking, a plurality of hybrid multilayer substrates are overlapped as shown in FIG. 11, but a gap is formed near the boundary E between the multilayer part A and the cable part B. When drill holes are drilled in this state, as shown in FIG. 11, there is no problem with the through-hole 61 that is opened at the position where it is in close contact with the upper and lower hybrid multilayer circuit boards. The burr and burr as shown by the portion F in FIG. This is because when the drill is inserted, there is a force for pushing or pulling up the material on the outside.

このようなバリやかえりの突起は、その表面にエッチングレジスト用フィルムを貼り合わせてパターン形成を行うときに、エッチングレジスト用フィルムを損傷してパターンが断線してしまうことがある。このため、通常は研磨など機械的に除去する方法が採られる。   Such burrs and burr protrusions may damage the etching resist film and break the pattern when a pattern is formed by bonding the etching resist film to the surface. For this reason, a mechanical removal method such as polishing is usually employed.

この場合、混成多層回路基板においては、研磨によってバリやかえりを除去する場合、多層部Aとケーブル部Bとの境界部分Cは、段差があって研磨部材が追随し難く当り難い箇所であり、さらに図10における区間Dでスロープ状の断面形状となっていることから、より強く研磨部材を押し当てる必要がある。しかし、あまり強く研磨部材を押し当てると、外層の銅箔1が一層強く研磨されて銅箔厚みが薄くなったり深いキズが生じたりしてしまう不具合がある。   In this case, in the hybrid multilayer circuit board, when removing burrs and burr by polishing, the boundary portion C between the multilayer portion A and the cable portion B is a place where there is a step and the polishing member is difficult to follow and difficult to hit, Furthermore, since the section D in FIG. 10 has a slope-like cross-sectional shape, it is necessary to press the polishing member more strongly. However, if the polishing member is pressed too strongly, the outer layer copper foil 1 is more strongly polished, resulting in a problem that the thickness of the copper foil is reduced or deep flaws are generated.

スロープ状の断面形状となるような板厚ばらつきを緩和する方法としては、例えば特許文献1では積層時にクッション材を用いることが提案されている。しかし、板厚のばらつきを完全に防止することは不可能である。   For example, Patent Document 1 proposes the use of a cushioning material at the time of stacking as a method of relieving the plate thickness variation that results in a slope-like cross-sectional shape. However, it is impossible to completely prevent variations in plate thickness.

バリやかえりを除去する方法としては、保護膜を貼ってから穴加工を行い、エッチング液に浸漬するか噴霧するかしてサイドエッチングによって除去する方法がある(特許文献2参照)。しかし、多層回路基板に適用すると、内層回路までサイドエッチングされてしまい、マイグレーションの原因にもなってしまう。   As a method for removing burrs and burr, there is a method in which a hole is formed after a protective film is applied and then removed by side etching by dipping or spraying in an etching solution (see Patent Document 2). However, when it is applied to a multilayer circuit board, the inner layer circuit is side-etched, causing migration.

凹部に貫通穴を形成する場合のバリ抑制方法として、凹部上に弾性変形可能な補助シートを載せてドリル穴加工するものがある(特許文献3参照)。しかし、ただ補助シートを載せてあるだけでは、上面の凹部に対するバリ抑止しか効果がなく、図11に示す本件混成多層回路基板を重ね合わせたときの隙間には追随せず、下側面のバリには対応できない。   As a method for suppressing burrs when forming a through hole in a recess, there is a method of drilling a hole by placing an elastically deformable auxiliary sheet on the recess (see Patent Document 3). However, merely placing the auxiliary sheet only has an effect of suppressing burr on the concave portion on the upper surface, and does not follow the gap when the mixed multilayer circuit board shown in FIG. Can not respond.

また、バリやかえりの問題とは別に、積層時に外層材料の銅箔1の表面に異物が付着していると、プレスによって固着してしまい、回路形成時にショートする不具合を生じることがある。主な異物としては、ケーブル部となる位置を打ち抜き除去した接着部材の打ち抜き箇所からの樹脂成分の剥がれ片などがある。これら異物から銅箔1の表面を保護することも必要である。   In addition to the problem of burr and burr, if foreign matter adheres to the surface of the copper foil 1 which is an outer layer material during lamination, it may be fixed by pressing and may cause a short circuit during circuit formation. Examples of the main foreign material include a peeled piece of the resin component from the punched portion of the adhesive member in which the position to be the cable portion is punched and removed. It is also necessary to protect the surface of the copper foil 1 from these foreign substances.

外層材料の銅箔表面を保護するために、熱可塑性樹脂シートを重ねてプレスする方法がある(特許文献4参照)。この特許文献4では、この熱可塑性樹脂シートをエッチングレジストとしても使用することが謳われている。   In order to protect the copper foil surface of the outer layer material, there is a method in which a thermoplastic resin sheet is stacked and pressed (see Patent Document 4). In this patent document 4, it is said that this thermoplastic resin sheet is also used as an etching resist.

しかし、この特許文献4にある熱変形温度120℃以下の熱可塑性樹脂シートを混成多層回路基板の積層に使用すると、ケーブル部への流れ出しが著しいため、多層部Aとケーブル部Bとの境界部分Cで固着してしまうと、後に除去することが困難となる。
特開平5−191050号公報 特開平8−88454号公報 特開2005−81508号公報 特開2001−177241号公報
However, when the thermoplastic resin sheet having a thermal deformation temperature of 120 ° C. or less described in Patent Document 4 is used for laminating a hybrid multilayer circuit board, the flow out to the cable portion is remarkable, so the boundary portion between the multilayer portion A and the cable portion B If it adheres with C, it will become difficult to remove later.
Japanese Patent Laid-Open No. 5-191050 JP-A-8-88454 JP 2005-81508 A JP 2001-177241 A

上述のように、従来、多層部からケーブル部が引き出された構造の混成多層回路基板にスルーホールを形成する際には、バリやかえりが発生する問題があり、また多層部の銅箔表面への異物付着を防止するための有効策が講じられていない問題がある。   As described above, conventionally, when a through hole is formed in a hybrid multilayer circuit board having a structure in which a cable portion is drawn out from the multilayer portion, there is a problem that burrs and burr are generated, and the copper foil surface of the multilayer portion is formed. There is a problem that an effective measure for preventing the adhesion of foreign matter is not taken.

本発明は、上述の点を考慮してなされたものであり、第1に、多層部からケーブル部が引き出された構造を有する混成多層回路基板の製造方法において、スルーホールの加工時にバリやかえりを生じることがない製造方法を提供することを目的とする。   The present invention has been made in consideration of the above-mentioned points. First, in a method for manufacturing a hybrid multilayer circuit board having a structure in which a cable portion is drawn from a multilayer portion, burrs and burr are produced during the processing of through holes. It aims at providing the manufacturing method which does not produce.

また、第2に、積層時の外層材料の銅箔表面に異物が付着しないように保護する混成多層回路基板の製造方法を提供することを目的とする。   A second object of the present invention is to provide a method for manufacturing a hybrid multilayer circuit board that protects foreign matter from adhering to the copper foil surface of the outer layer material during lamination.

上記目的達成のため、本発明では、
多層部からケーブル部が引き出された構造を有する混成多層回路基板の製造方法において、
前記多層部における外層の銅箔面に樹脂皮膜を形成し、
前記樹脂皮膜を通してスルーホールをドリル穴加工する
ことを特徴とする混成多層回路基板の製造方法、
を提供するものである。
In order to achieve the above object, in the present invention,
In the manufacturing method of the hybrid multilayer circuit board having a structure in which the cable portion is drawn from the multilayer portion,
Forming a resin film on the copper foil surface of the outer layer in the multilayer part,
Drilling a through hole through the resin film, a method for producing a hybrid multilayer circuit board,
Is to provide.

ここで、樹脂皮膜は、フィルム状樹脂を粘着剤で貼り合わせて形成する場合もあるが、液状樹脂を印刷手段で塗ったものを硬化させて形成してもよい。スルーホールの加工前に樹脂皮膜を形成するのであれば、ドリル穴加工自体には耐熱性を要求されないので、銅箔表面から除去するときに完全に除去可能となる樹脂を選定して皮膜形成すればよい。   Here, the resin film may be formed by pasting together a film-like resin with an adhesive, but may be formed by curing a liquid resin applied by printing means. If the resin film is formed before processing the through hole, the drill hole processing itself does not require heat resistance, so select a resin that can be completely removed when removing from the copper foil surface to form the film. That's fine.

本発明によれば、混成多層回路基板における外層の銅箔面に樹脂皮膜を形成し、この樹脂皮膜を通してスルーホールをドリル穴加工するようにしたため、スルーホールの加工時に上面のみならず下側面に対してバリやかえりを抑制することができる。   According to the present invention, since the resin film is formed on the copper foil surface of the outer layer in the hybrid multilayer circuit board and the through hole is drilled through the resin film, not only the upper surface but also the lower surface is processed during the processing of the through hole. On the other hand, burr and burr can be suppressed.

また、外層銅箔面に形成する樹脂皮膜を予め外層材料の銅箔面に施しておき、積層工程後にそのまま使用してスルーホールをドリル穴加工してから前記樹脂皮膜を除去するようにすれば、積層時に外層材料の銅箔表面に異物が付着することを防止でき、さらにスルーホールの加工時にバリやかえりを抑制することができる。   In addition, if the resin film to be formed on the outer layer copper foil surface is previously applied to the copper foil surface of the outer layer material, the resin film is removed after drilling a through hole by using it as it is after the lamination process. Further, it is possible to prevent foreign matters from adhering to the copper foil surface of the outer layer material at the time of lamination, and it is possible to suppress burrs and burr when processing through holes.

以下、図1ないし図7を参照して本発明の実施形態を説明する。   Hereinafter, embodiments of the present invention will be described with reference to FIGS.

実施形態1Embodiment 1

図1ないし図3は実施形態1を示したもので、積層時に銅箔表面に異物が付着することを防止する樹脂皮膜として耐熱フィルムを用い、スルーホールの加工時にバリやかえりを抑制するフィルムとしても使用したときの例を示す。   FIGS. 1 to 3 show Embodiment 1. As a film that uses a heat-resistant film as a resin film to prevent foreign matter from adhering to the surface of the copper foil during lamination, and as a film that suppresses burrs and burr when processing through holes. Here is an example of using.

図1は、本発明に係る混成多層回路基板の積層直前の状態を示した分解側面図である。この図1に示すように、銅箔1と絶縁層2とを有する外層材料の銅箔1の表面に、耐熱フィルム5をラミネートして多層部Aを形成し、かつケーブル部となる部分Bに相当する箇所を打ち抜き除去しておく。そして、同じ箇所を打ち抜き除去した接着部材3を介して積層する。   FIG. 1 is an exploded side view showing a state immediately before lamination of a hybrid multilayer circuit board according to the present invention. As shown in FIG. 1, a multilayer film A is formed by laminating a heat-resistant film 5 on the surface of a copper foil 1 which is an outer layer material having a copper foil 1 and an insulating layer 2, and a portion B which becomes a cable part is formed. Corresponding parts are punched and removed. And it laminates | stacks through the adhesive member 3 which punched and removed the same location.

図2は、この積層後の状態を示している。最外層に配した耐熱フィルム5によって、銅箔1の表面への異物の巻き込みが防止できる。そして、耐熱フィルム5を貼ったままでドリル穴加工をする。   FIG. 2 shows a state after the lamination. The heat-resistant film 5 disposed on the outermost layer can prevent foreign matters from being caught on the surface of the copper foil 1. Then, drilling is performed with the heat resistant film 5 attached.

ここで、耐熱フィルム5が持つべき耐熱性とは、銅箔表面から除去するときに完全に除去可能となるものであることに加えて、積層時の所定温度で分解、変成、溶融しないものをいう。   Here, the heat resistance that the heat-resistant film 5 should have is one that can be completely removed when removed from the copper foil surface, and one that does not decompose, transform, or melt at a predetermined temperature during lamination. Say.

積層後は、銅箔1の表面に耐熱フィルム5が圧着されている状態であるため、図3のように銅箔1の表面には隙間がなく、上下の混成多層回路基板との隙間が空く箇所に明けたスルーホール62でも、上面のみならず下側面に対しても銅箔のバリやかえりの発生は抑制できる。   After the lamination, since the heat-resistant film 5 is pressure-bonded to the surface of the copper foil 1, there is no gap on the surface of the copper foil 1 as shown in FIG. 3, and there is a gap between the upper and lower hybrid multilayer circuit boards. Even in the through-hole 62 opened in the place, the occurrence of burr and burr of the copper foil can be suppressed not only on the upper surface but also on the lower surface.

次いで、耐熱フィルム5を剥して、スルーホールメッキないし外層回路形成の工程を所定の方法で行い、混成多層回路基板を得る。   Next, the heat-resistant film 5 is peeled off, and through hole plating or outer layer circuit formation is performed by a predetermined method to obtain a hybrid multilayer circuit board.

積層時に銅箔の表面に異物が付着することを防止する耐熱フィルムとしては、例えばポリイミド樹脂からなるプリプレグを積層工程で使用する場合では、軟化点温度が170℃であることを考慮して、これよりも高い温度での耐熱性が必要となる。   As a heat-resistant film that prevents foreign matter from adhering to the surface of the copper foil during lamination, for example, when a prepreg made of polyimide resin is used in the lamination process, the softening point temperature is 170 ° C. Heat resistance at higher temperatures is required.

この場合の材質としては、PET(ポリエチレンテレフタレート)樹脂、PEN(ポリエチレンナフタレート)樹脂、ポリイミド樹脂、PPS(ポリフェニレンサルファイド)樹脂、PMP(ポリメチルペンテン)樹脂などが使用できる。   As a material in this case, PET (polyethylene terephthalate) resin, PEN (polyethylene naphthalate) resin, polyimide resin, PPS (polyphenylene sulfide) resin, PMP (polymethylpentene) resin, or the like can be used.

ラミネートするための粘着剤としては、加熱、加圧しても銅箔1の表面に糊残りしないで剥がせる材質のものでは、例えばアクリル系粘着剤で、アルキル(メタ)アクリレート、グリシジル(メタ)アクリレートなどを主成分とするものなどが使用できる。   As a pressure-sensitive adhesive for laminating, for example, an acrylic pressure-sensitive adhesive, such as an alkyl (meth) acrylate or glycidyl (meth) acrylate, that can be peeled off without being left on the surface of the copper foil 1 even when heated and pressed. The main component can be used.

耐熱フィルムの厚みは、20〜100μm程度あれば、積層時における銅箔の表面保護、ドリル穴の加工時におけるバリやかえりが防止できる。粘着剤の厚みは、5〜20μm程度あれば十分な圧着力が得られる。   If the thickness of the heat-resistant film is about 20 to 100 μm, it is possible to protect the surface of the copper foil during lamination and to prevent burrs and burr during drill hole processing. A sufficient pressure-bonding force can be obtained if the thickness of the pressure-sensitive adhesive is about 5 to 20 μm.

耐熱フィルム以外の樹脂皮膜としては、エッチングレジストなどに使用されるアルカリ可溶性インクまたは溶剤可溶性インクなどが使用できる。これらの皮膜も、20〜100μm程度の厚みがあることが好ましい。   As the resin film other than the heat-resistant film, alkali-soluble ink or solvent-soluble ink used for an etching resist or the like can be used. These films also preferably have a thickness of about 20 to 100 μm.

また、スルーホールの加工前に樹脂皮膜を形成するのであれば、特に耐熱性は必要ないので、上記樹脂以外に例えばポリビニルアルコールなどを使用することもできる。   In addition, if the resin film is formed before the through hole is processed, heat resistance is not particularly required, and for example, polyvinyl alcohol can be used in addition to the resin.

(実施形態1の効果)
図4ないし図7は、本発明に係る方法を実施したときのスルーホール周りの仕上がり状態を示した顕微鏡写真である。
(Effect of Embodiment 1)
4 to 7 are photomicrographs showing the finished state around the through hole when the method according to the present invention is performed.

図4は、本発明の方法で銅箔表面に耐熱フィルムをラミネートした状態でドリル穴加工したときの下側面のスルーホールを上から見た状態を、図5は、耐熱フィルムをラミネートしないでドリル穴加工したときの下側面のスルーホールを上から見た状態をそれぞれ示す。   FIG. 4 shows a state in which a through hole on the lower surface is viewed from above when a drill hole is processed with a heat resistant film laminated on a copper foil surface by the method of the present invention, and FIG. 5 shows a drill without laminating a heat resistant film. The state of the through hole on the lower surface when drilled is viewed from above.

耐熱フィルムをラミネートした状態でドリル穴加工したときのスルーホールは、バリやかえりが殆ど見られない(図4)のに対し、耐熱フィルムをラミネートしないでドリル穴加工したときのスルーホールは、A部等にバリが認められる(図5)。   The through-hole when drilled with a heat-resistant film laminated shows almost no burr or burr (Fig. 4), whereas the through-hole when drilled without a heat-resistant film laminated is A Burrs are observed in the parts and the like (FIG. 5).

図6は、同様に耐熱フィルムをラミネートした状態でドリル穴加工したときのスルーホールの断面を、図7は、耐熱フィルムをラミネートしないでドリル穴加工したときのスルーホールの断面をそれぞれ示す。   FIG. 6 shows a cross section of the through hole when the drill hole is processed in the same manner in which the heat resistant film is laminated, and FIG. 7 shows a cross section of the through hole when the drill hole is processed without laminating the heat resistant film.

同様に、耐熱フィルムをラミネートした状態でドリル穴加工したときのスルーホールは、バリやかえりが殆ど見られない(図6)のに対し、耐熱フィルムをラミネートしないでドリル穴加工したときのスルーホールは、下側面B部にバリが認められる(図7)。   Similarly, the through-hole when drilled with a heat-resistant film laminated shows almost no burrs or burr (Fig. 6), whereas the through-hole when drilled without a heat-resistant film laminated In FIG. 7, burrs are observed on the lower surface B part.

したがって、本発明の方法によれば、樹脂皮膜の存在によって、スルーホールの加工時に上側のみならず下側面に対してもバリやかえりを抑制する混成多層回路基板の製造方法を確立することができる。また、積層時の温度に耐え得る樹脂皮膜とすれば外層材料の銅箔表面に異物が付着しないように保護することができる。   Therefore, according to the method of the present invention, it is possible to establish a method for manufacturing a hybrid multilayer circuit board that suppresses burrs and burr not only on the upper side but also on the lower side during the processing of the through hole due to the presence of the resin film. . Further, if the resin film can withstand the temperature at the time of lamination, it is possible to protect the foreign material from being attached to the copper foil surface of the outer layer material.

また、従来は、ドリル穴加工時に重ね合わせた基板同士が擦れあってキズとなることもあったが、樹脂皮膜を形成しておけばこれも回避することが可能である。さらに、ドリル穴加工時のプレッシャーフットが当たるときのキズ防止のためにエントリーボードを配置していたが、これが不要となるメリットもある。   Conventionally, the substrates overlapped at the time of drilling may rub against each other and become scratched. However, this can be avoided by forming a resin film. Furthermore, the entry board has been arranged to prevent scratches when the pressure foot hits when drilling holes, but there is also an advantage that this is not necessary.

そして、スルーホールから発生する絶縁樹脂片などの不純物からも、外層銅箔表面を保護することもできる。積層時から樹脂皮膜を形成しておけば、接着部材の打ち抜き箇所からの樹脂成分の剥がれ片などからも外層の銅箔表面を保護することもできる。   And the outer-layer copper foil surface can also be protected from impurities such as insulating resin pieces generated from the through holes. If the resin film is formed from the time of lamination, the surface of the outer layer copper foil can be protected also from the peeled piece of the resin component from the punched portion of the adhesive member.

実施形態2Embodiment 2

実施形態1では、積層時の加熱対策として樹脂皮膜として耐熱性フィルムを用いたが、この加熱を行わない場合は樹脂皮膜として耐熱性を持たない樹脂皮膜を用いることができる。   In the first embodiment, a heat resistant film is used as a resin film as a heating measure at the time of lamination. However, when this heating is not performed, a resin film having no heat resistance can be used as the resin film.

本発明に係る混成多層回路基板の積層直前の状態を示した分解側面図。The disassembled side view which showed the state just before lamination | stacking of the hybrid multilayer circuit board based on this invention. 本発明に係る混成多層回路基板の積層後の状態を示す側面図。The side view which shows the state after lamination | stacking of the hybrid multilayer circuit board based on this invention. 本発明に係る混成多層回路基板の構成例を示す側面図。The side view which shows the structural example of the hybrid multilayer circuit board based on this invention. 本発明による多層回路基板の銅箔表面に耐熱フィルムを積層した状態でドリル加工したときのスルーホール端部を示す顕微鏡写真。The microscope picture which shows the through-hole edge part when it drills in the state which laminated | stacked the heat-resistant film on the copper foil surface of the multilayer circuit board by this invention. 従来方法による銅箔表面に耐熱フィルムを積層しないでドリル穴加工したときのスルーホール端部を示す顕微鏡写真。The microscope picture which shows the through-hole edge part when drilling a hole without laminating a heat-resistant film on the copper foil surface by the conventional method. 本発明により耐熱フィルムを積層した状態でドリル穴加工したときのスルーホールの側断面を示す顕微鏡写真。The microscope picture which shows the side cross section of a through hole when drilling a hole in the state which laminated | stacked the heat-resistant film by this invention. 従来方法による耐熱フィルムを積層しないでドリル穴加工したときのスルーホールの側断面を示す顕微鏡写真。The microscope picture which shows the side cross section of the through hole when drilling a hole without laminating the heat-resistant film by the conventional method. 従来の混成多層回路基板の積層直前の状態を示した分解側面図。The exploded side view which showed the state just before lamination | stacking of the conventional hybrid multilayer circuit board. 従来の混成多層回路基板の積層後の状態を示した分解側面図。The exploded side view which showed the state after the lamination | stacking of the conventional hybrid multilayer circuit board. 従来の混成多層回路基板の構造を示した側面図。The side view which showed the structure of the conventional hybrid multilayer circuit board. 従来の混成多層回路基板における不具合例を示す説明図。Explanatory drawing which shows the malfunction example in the conventional hybrid multilayer circuit board. 従来の混成多層回路基板における他の不具合例を示す説明図。Explanatory drawing which shows the other malfunction example in the conventional hybrid multilayer circuit board.

符号の説明Explanation of symbols

1 銅箔、2 絶縁フィルム、3 接着部材、4 内層コア基板、
5 樹脂皮膜(耐熱フィルム)、61,62 スルーホール。
A 多層部、B ケーブル部、C 境界部分、D 区間。
1 copper foil, 2 insulating film, 3 adhesive member, 4 inner layer core substrate,
5 Resin film (heat-resistant film), 61, 62 Through hole.
A Multi-layer part, B cable part, C boundary part, D section.

Claims (4)

多層部からケーブル部が引き出された構造を有する混成多層回路基板の製造方法において、
前記多層部における外層の銅箔面に樹脂皮膜を形成し、
前記樹脂皮膜を通してスルーホールをドリル穴加工する
ことを特徴とする混成多層回路基板の製造方法。
In the manufacturing method of the hybrid multilayer circuit board having a structure in which the cable portion is drawn from the multilayer portion,
Form a resin film on the copper foil surface of the outer layer in the multilayer part,
Drilling a through hole through the resin film. A method for producing a hybrid multilayer circuit board.
請求項1記載の混成多層回路基板の製造方法において、
前記多層部における前記銅箔の面に、積層時の加熱温度以上の耐熱性を持った樹脂皮膜を形成し、
前記樹脂皮膜を形成した前記外層部の材料における前記ケーブル部となる部分に相当する個所を打ち抜き、
予め形成しておいた内層コア基板と前記外層部の材料とを、前記ケーブル部となる部分に相当する箇所を予め打ち抜き除去した接着部材を介して積層する、
ことを特徴とする混成多層回路基板の製造方法。
In the manufacturing method of the hybrid multilayer circuit board according to claim 1,
On the surface of the copper foil in the multilayer portion, a resin film having heat resistance equal to or higher than the heating temperature at the time of lamination is formed,
Punching out the portion corresponding to the portion that becomes the cable portion in the material of the outer layer portion that has formed the resin film,
Laminating the inner layer core substrate formed in advance and the material of the outer layer part via an adhesive member in which a portion corresponding to the part to be the cable part is punched and removed in advance.
A method for manufacturing a hybrid multilayer circuit board.
請求項1または2記載の多層回路基板の製造方法において、
前記樹脂皮膜は、フィルム状樹脂を粘着剤で貼り合わせて形成することを特徴とする混成多層回路基板の製造方法。
In the manufacturing method of the multilayer circuit board of Claim 1 or 2,
The method for producing a hybrid multilayer circuit board, wherein the resin film is formed by bonding a film-like resin with an adhesive.
請求項1または2記載の多層回路基板の製造方法において、
前記樹脂皮膜は、液状樹脂を印刷手段で塗布したものを硬化させて形成することを特徴とする混成多層回路基板の製造方法。
In the manufacturing method of the multilayer circuit board of Claim 1 or 2,
The method for producing a hybrid multilayer circuit board, wherein the resin film is formed by curing a liquid resin applied by printing means.
JP2006013778A 2006-01-23 2006-01-23 Method for manufacturing hybrid multilayer circuit board Expired - Fee Related JP5079238B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006013778A JP5079238B2 (en) 2006-01-23 2006-01-23 Method for manufacturing hybrid multilayer circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006013778A JP5079238B2 (en) 2006-01-23 2006-01-23 Method for manufacturing hybrid multilayer circuit board

Publications (2)

Publication Number Publication Date
JP2007194554A true JP2007194554A (en) 2007-08-02
JP5079238B2 JP5079238B2 (en) 2012-11-21

Family

ID=38449983

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006013778A Expired - Fee Related JP5079238B2 (en) 2006-01-23 2006-01-23 Method for manufacturing hybrid multilayer circuit board

Country Status (1)

Country Link
JP (1) JP5079238B2 (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59124390U (en) * 1983-02-10 1984-08-21 シチズン時計株式会社 Watch board
JPS60244091A (en) * 1984-05-18 1985-12-03 富士通株式会社 Method of removing burr
JPH0492488A (en) * 1990-08-08 1992-03-25 Mitsubishi Gas Chem Co Inc Hole drilling process for printed circuit board
JPH06344297A (en) * 1993-06-07 1994-12-20 Mitsubishi Gas Chem Co Inc Drilling method for printed wiring board
JPH0888454A (en) * 1994-09-16 1996-04-02 Hitachi Chem Co Ltd Interconnection board
JPH08107267A (en) * 1994-10-04 1996-04-23 Cmk Corp Printed-wiring board
JPH0936499A (en) * 1995-07-20 1997-02-07 Airex:Kk Epoxy based flexible printed wiring board
JP2001177245A (en) * 1999-12-17 2001-06-29 Aica Kogyo Co Ltd Method of manufacturing smooth printed wiring board
JP2001217525A (en) * 2000-02-01 2001-08-10 Matsushita Electric Ind Co Ltd Manufacturing method for printed wiring board
JP2004009210A (en) * 2002-06-07 2004-01-15 Nippon Synthetic Chem Ind Co Ltd:The Printed board perforation sheet and method for perforating printed board using the sheet
JP2004031682A (en) * 2002-06-26 2004-01-29 Sony Corp Method of manufacturing printed wiring board
JP2005064059A (en) * 2003-08-18 2005-03-10 Sharp Corp Method of manufacturing flexible multilayer printed circuit board in different number of structural layers

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59124390U (en) * 1983-02-10 1984-08-21 シチズン時計株式会社 Watch board
JPS60244091A (en) * 1984-05-18 1985-12-03 富士通株式会社 Method of removing burr
JPH0492488A (en) * 1990-08-08 1992-03-25 Mitsubishi Gas Chem Co Inc Hole drilling process for printed circuit board
JPH06344297A (en) * 1993-06-07 1994-12-20 Mitsubishi Gas Chem Co Inc Drilling method for printed wiring board
JPH0888454A (en) * 1994-09-16 1996-04-02 Hitachi Chem Co Ltd Interconnection board
JPH08107267A (en) * 1994-10-04 1996-04-23 Cmk Corp Printed-wiring board
JPH0936499A (en) * 1995-07-20 1997-02-07 Airex:Kk Epoxy based flexible printed wiring board
JP2001177245A (en) * 1999-12-17 2001-06-29 Aica Kogyo Co Ltd Method of manufacturing smooth printed wiring board
JP2001217525A (en) * 2000-02-01 2001-08-10 Matsushita Electric Ind Co Ltd Manufacturing method for printed wiring board
JP2004009210A (en) * 2002-06-07 2004-01-15 Nippon Synthetic Chem Ind Co Ltd:The Printed board perforation sheet and method for perforating printed board using the sheet
JP2004031682A (en) * 2002-06-26 2004-01-29 Sony Corp Method of manufacturing printed wiring board
JP2005064059A (en) * 2003-08-18 2005-03-10 Sharp Corp Method of manufacturing flexible multilayer printed circuit board in different number of structural layers

Also Published As

Publication number Publication date
JP5079238B2 (en) 2012-11-21

Similar Documents

Publication Publication Date Title
JP4848451B2 (en) Method for manufacturing printed circuit board
US9161452B2 (en) Component-embedded printed circuit board and method of forming the same
TW201124027A (en) Carrier for manufacturing substrate and method of manufacturing substrate using the same
JPWO2009069683A1 (en) Manufacturing method of multilayer printed wiring board
CN104349613A (en) PCB (Printed Circuit Board) and manufacturing method thereof
JP2010251690A (en) Carrier member for substrate manufacturing, and method of manufacturing substrate using the same
JP2010206124A (en) Method of manufacturing multilayer circuit board, and multilayer circuit board
JP2006294666A (en) Flex rigid wiring board and manufacturing method thereof
JP2006228887A (en) Manufacturing method of rigid and flexible multilayer printed circuit board
JP5079238B2 (en) Method for manufacturing hybrid multilayer circuit board
KR101067204B1 (en) A printed circuit board and a fabricating method the same
KR101119380B1 (en) A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
KR101077377B1 (en) A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
KR100752023B1 (en) Method for manufacturing Rigid-flexible Printed Circuit Board
JP2008085099A (en) Rigid flex circuit board
KR101109336B1 (en) A carrier for manufacturing a printed circuit board and a method of manufacturing a printed circuit board using the same
KR101055571B1 (en) Carrier member for substrate manufacturing and method for manufacturing substrate using same
JP2008085111A (en) Wiring board and manufacturing method therefor
KR101055455B1 (en) Carrier member for substrate manufacturing and method for manufacturing substrate using same
JP2010010488A (en) Manufacturing method of wiring board, and wiring board
US7942999B2 (en) Fabrication method of rigid-flex circuit board
JP2008004785A (en) Manufacturing method of heat conducting substrate and heat conducting substrate manufactured by method
JP5933996B2 (en) Manufacturing method of multilayer flexible wiring board
TWI328512B (en)
KR101067080B1 (en) Method of manufacturing printed circuit board using carrier

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080722

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101126

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110107

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110712

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110809

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120203

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120224

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120803

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120829

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150907

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5079238

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees