JP2006112931A5 - - Google Patents

Download PDF

Info

Publication number
JP2006112931A5
JP2006112931A5 JP2004300959A JP2004300959A JP2006112931A5 JP 2006112931 A5 JP2006112931 A5 JP 2006112931A5 JP 2004300959 A JP2004300959 A JP 2004300959A JP 2004300959 A JP2004300959 A JP 2004300959A JP 2006112931 A5 JP2006112931 A5 JP 2006112931A5
Authority
JP
Japan
Prior art keywords
serial data
clock
circuit
delay
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004300959A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006112931A (ja
JP4906030B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004300959A priority Critical patent/JP4906030B2/ja
Priority claimed from JP2004300959A external-priority patent/JP4906030B2/ja
Publication of JP2006112931A publication Critical patent/JP2006112931A/ja
Publication of JP2006112931A5 publication Critical patent/JP2006112931A5/ja
Application granted granted Critical
Publication of JP4906030B2 publication Critical patent/JP4906030B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004300959A 2004-10-15 2004-10-15 テスト回路およびテスト方法 Expired - Fee Related JP4906030B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004300959A JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004300959A JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Publications (3)

Publication Number Publication Date
JP2006112931A JP2006112931A (ja) 2006-04-27
JP2006112931A5 true JP2006112931A5 (https=) 2007-10-04
JP4906030B2 JP4906030B2 (ja) 2012-03-28

Family

ID=36381554

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004300959A Expired - Fee Related JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Country Status (1)

Country Link
JP (1) JP4906030B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100728654B1 (ko) 2005-12-02 2007-06-14 주식회사 애트랩 시간-디지털 변환 회로
US8261619B2 (en) 2005-11-28 2012-09-11 Atlab Inc. Time to digital converting circuit and pressure sensing device using the same
KR100845323B1 (ko) 2007-04-27 2008-07-10 주식회사 애트랩 아날로그-디지털 변환기
JP5113624B2 (ja) * 2007-05-24 2013-01-09 株式会社アドバンテスト 試験装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2614345B2 (ja) * 1990-04-20 1997-05-28 株式会社東芝 スキャンフリップフロップ
JP2962213B2 (ja) * 1996-01-17 1999-10-12 日本電気株式会社 半導体集積回路のテスト回路およびテスト方法
JP3733389B2 (ja) * 1999-02-08 2006-01-11 富士通株式会社 半導体集積回路装置及びそのテスト方法
JP2001141792A (ja) * 1999-10-01 2001-05-25 Schlumberger Technol Inc 源同期信号出力を有する電子デバイスを試験する方法および装置
JP2003004821A (ja) * 2001-06-25 2003-01-08 Hitachi Electronics Eng Co Ltd 半導体試験方法及び半導体試験装置
JP4208127B2 (ja) * 2003-06-02 2009-01-14 パナソニック株式会社 半導体集積回路装置

Similar Documents

Publication Publication Date Title
JP2011044795A5 (https=)
JP2008157971A5 (https=)
JP2010088108A5 (https=)
TW200721192A (en) Device for controlling on die termination
US20100060496A1 (en) Minimizing adverse effects of skew between two analog-to-digital converters
JP2011055048A5 (https=)
WO2004068718A8 (en) Period-to-digital converter
ATE452514T1 (de) Erzeugung dekorrelierter signale
WO2007024958A3 (en) Noise mitigating microphone system and method
TW200801891A (en) Dynamic timing adjustment in a circuit device
JP2012104197A5 (https=)
JP2010288235A5 (ja) 半導体装置
TW201118526A (en) Power-mode-aware clock tree and synthesis method thereof
WO2008114446A1 (ja) クロック信号選択回路
ATE534192T1 (de) Spreizspektrum-taktung in einem fraktional-n-pll
JP2015518357A5 (https=)
TW200721695A (en) Time-to-digital converting circuit and pressure sensing device using the same
TW200729209A (en) Semiconductor memory chip with on-die termination function
WO2010013464A1 (ja) 試験装置
JP2006112931A5 (https=)
TW200736642A (en) Test equipment, test method and recording media
WO2007053414A3 (en) Method and apparatus for adjustment of synchronous clock signals
TW200713330A (en) Delay locked loop circuit
WO2009028034A1 (ja) 電子デバイスおよび診断装置
WO2008114307A1 (ja) 遅延回路及び該回路の試験方法