JP2006066049A - 感知電流安定装置を有するメモリーユニット - Google Patents
感知電流安定装置を有するメモリーユニット Download PDFInfo
- Publication number
- JP2006066049A JP2006066049A JP2005046274A JP2005046274A JP2006066049A JP 2006066049 A JP2006066049 A JP 2006066049A JP 2005046274 A JP2005046274 A JP 2005046274A JP 2005046274 A JP2005046274 A JP 2005046274A JP 2006066049 A JP2006066049 A JP 2006066049A
- Authority
- JP
- Japan
- Prior art keywords
- current
- cell
- memory
- memory unit
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/067—Single-ended amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/14—Dummy cell management; Sense reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/06—Sense amplifier related aspects
- G11C2207/063—Current sense amplifiers
Landscapes
- Read Only Memory (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Abstract
【解決手段】感知電流安定装置を有するメモリーユニットは、メモリーセルと、参照電流を提供する参照セルと、メモリーセルと参照セルに電気的に接続され、参照電流とメモリーセルのメモリーセル電流によって電流差を発生する電流ミラーと、電流ミラーに電気的に接続され、電流差に応じて出力電圧を発生する感知増幅器とを含む。
【選択図】図2
Description
提供することを課題とする。
12、24 メモリーセル
14、28 感知増幅器
16 ビットライン
22 参照セル
26 電流ミラー
30、32、34 トランジスター
Claims (6)
- 感知電流安定装置を有するメモリーユニットであって、
メモリーセルと、
参照電流を提供する参照セルと、
メモリーセルと参照セルに電気的に接続され、参照電流とメモリーセルのメモリーセル電流によって電流差を発生する電流ミラーと、
電流ミラーに電気的に接続され、電流差に応じて出力電圧を発生する感知増幅器とを含むことを特徴とするメモリーユニット。 - 前記感知増幅器がメモリーユニットに電気的に接続されることを特徴とする請求項1記載のメモリーユニット。
- 前記メモリーユニットは更に、電流ミラーとメモリーセルとの間に介在するバイアス電圧回路を含むことを特徴とする請求項1記載のメモリーユニット。
- 前記メモリーユニットは更に、電流ミラーとメモリーセルとの間に介在するスイッチ電圧回路を含むことを特徴とする請求項1記載のメモリーユニット。
- 前記参照電流が高ロジックレベルであることを特徴とする請求項1記載のメモリーユニット。
- 前記参照電流が低ロジックレベルであることを特徴とする請求項1記載のメモリーユニット。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US52217704P | 2004-08-26 | 2004-08-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2006066049A true JP2006066049A (ja) | 2006-03-09 |
Family
ID=36112380
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005046274A Pending JP2006066049A (ja) | 2004-08-26 | 2005-02-22 | 感知電流安定装置を有するメモリーユニット |
Country Status (3)
Country | Link |
---|---|
US (1) | US7020036B2 (ja) |
JP (1) | JP2006066049A (ja) |
TW (1) | TWI274352B (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007133987A (ja) * | 2005-11-11 | 2007-05-31 | Toshiba Corp | 半導体記憶装置および半導体記憶装置の駆動方法 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ITMI20042074A1 (it) * | 2004-10-29 | 2005-01-29 | St Microelectronics Srl | Amplificatore di lettura in corrente per applicazioni a bassa tensione con sensing diretto sulla bitline di una matrice di memoria |
US7619464B2 (en) * | 2006-07-28 | 2009-11-17 | Freescale Semiconductor, Inc. | Current comparison based voltage bias generator for electronic data storage devices |
FR2914481B1 (fr) * | 2007-04-02 | 2009-06-05 | St Microelectronics Sa | Dispositif de memoire avec prise en compte des courants de fuite pour l'activation des amplificateurs de lecture |
US7663928B2 (en) * | 2007-10-09 | 2010-02-16 | Ememory Technology Inc. | Sense amplifier circuit having current mirror architecture |
US20120033509A1 (en) * | 2010-08-09 | 2012-02-09 | Paolo Menegoli | Memory data reading and writing technique |
US8830769B2 (en) * | 2012-05-31 | 2014-09-09 | Nanya Technology Corporation | Memory device and signal driving device thereof |
CN103730160B (zh) * | 2014-01-07 | 2016-08-24 | 上海华虹宏力半导体制造有限公司 | 一种存储器及其读取方法、读取电路 |
KR102643712B1 (ko) * | 2016-10-26 | 2024-03-06 | 에스케이하이닉스 주식회사 | 센스 앰프, 이를 포함하는 비휘발성 메모리 장치 및 시스템 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0798740B1 (en) * | 1996-03-29 | 2003-11-12 | STMicroelectronics S.r.l. | Reference system for determining the programmed/non-programmed status of a memory cell, particularly for non-volatile memories |
EP1324344B1 (en) * | 2001-12-28 | 2007-04-04 | STMicroelectronics S.r.l. | Sense amplifier structure for multilevel non-volatile memory devices and corresponding reading method |
-
2004
- 2004-11-08 US US10/904,381 patent/US7020036B2/en not_active Expired - Lifetime
-
2005
- 2005-01-25 TW TW094102155A patent/TWI274352B/zh active
- 2005-02-22 JP JP2005046274A patent/JP2006066049A/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007133987A (ja) * | 2005-11-11 | 2007-05-31 | Toshiba Corp | 半導体記憶装置および半導体記憶装置の駆動方法 |
Also Published As
Publication number | Publication date |
---|---|
US7020036B2 (en) | 2006-03-28 |
TW200608413A (en) | 2006-03-01 |
US20060044902A1 (en) | 2006-03-02 |
TWI274352B (en) | 2007-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100681225B1 (ko) | 정확한 내부기준전압을 발생하는 반도체 메모리 장치 | |
KR20070042543A (ko) | 메모리 비트 라인 세그먼트 아이솔레이션 | |
US7590003B2 (en) | Self-reference sense amplifier circuit and sensing method | |
US6233189B1 (en) | Semiconductor memory device | |
KR100338772B1 (ko) | 바이어스 라인이 분리된 비휘발성 메모리 장치의 워드라인 드라이버 및 워드 라인 드라이빙 방법 | |
US7978559B2 (en) | Semiconductor memory device and method of operating the same | |
US9514788B1 (en) | Differential amplifier circuit, voltage regulator, and semiconductor memory device including the same | |
JP2010211894A (ja) | 差動センスアンプ | |
JP2015201249A (ja) | 半導体不揮発記憶回路及びその試験方法 | |
JP2008192287A (ja) | 半導体メモリ装置 | |
US7532522B2 (en) | Memory and low offset clamp bias circuit thereof | |
US6108259A (en) | Nonvolatile semiconductor memory device | |
KR960003965B1 (ko) | 변화할 수 있는 전원전압하에 데이타를 정확하게 판독할 수 있는 반도체 메모리장치 | |
JP2006066049A (ja) | 感知電流安定装置を有するメモリーユニット | |
US8051342B2 (en) | Semiconductor memory device | |
US8493768B2 (en) | Memory cell and memory device using the same | |
JP2006294144A (ja) | 不揮発性半導体記憶装置 | |
JP2004055001A (ja) | 記憶装置 | |
KR100439039B1 (ko) | 반도체 메모리 장치 및 이 장치의 센스 증폭기 | |
US7701774B2 (en) | Voltage regulator for a bit line of a semiconductor memory cell | |
KR20010069196A (ko) | 반도체 집적회로장치 | |
US7193888B2 (en) | Nonvolatile memory circuit based on change in MIS transistor characteristics | |
JP4329658B2 (ja) | センスアンプ回路 | |
US5262919A (en) | Semiconductor memory device including programming circuitry | |
JP5503433B2 (ja) | 半導体不揮発記憶回路及びその試験方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070830 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070918 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071214 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080325 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080623 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20080930 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20081205 |