JP2006048748A5 - - Google Patents

Download PDF

Info

Publication number
JP2006048748A5
JP2006048748A5 JP2004224116A JP2004224116A JP2006048748A5 JP 2006048748 A5 JP2006048748 A5 JP 2006048748A5 JP 2004224116 A JP2004224116 A JP 2004224116A JP 2004224116 A JP2004224116 A JP 2004224116A JP 2006048748 A5 JP2006048748 A5 JP 2006048748A5
Authority
JP
Japan
Prior art keywords
control signal
timing
internal control
data
determination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004224116A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006048748A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004224116A priority Critical patent/JP2006048748A/ja
Priority claimed from JP2004224116A external-priority patent/JP2006048748A/ja
Publication of JP2006048748A publication Critical patent/JP2006048748A/ja
Publication of JP2006048748A5 publication Critical patent/JP2006048748A5/ja
Pending legal-status Critical Current

Links

JP2004224116A 2004-07-30 2004-07-30 半導体記憶装置 Pending JP2006048748A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004224116A JP2006048748A (ja) 2004-07-30 2004-07-30 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004224116A JP2006048748A (ja) 2004-07-30 2004-07-30 半導体記憶装置

Publications (2)

Publication Number Publication Date
JP2006048748A JP2006048748A (ja) 2006-02-16
JP2006048748A5 true JP2006048748A5 (https=) 2007-08-02

Family

ID=36027130

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004224116A Pending JP2006048748A (ja) 2004-07-30 2004-07-30 半導体記憶装置

Country Status (1)

Country Link
JP (1) JP2006048748A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6342350B2 (ja) * 2015-02-24 2018-06-13 東芝メモリ株式会社 半導体記憶装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06295599A (ja) * 1993-04-09 1994-10-21 Nec Corp 半導体記憶装置
JPH07140207A (ja) * 1993-11-15 1995-06-02 Hitachi Ltd 半導体装置及びその試験方法
JP3361648B2 (ja) * 1995-03-15 2003-01-07 富士通株式会社 データ圧縮試験機能を備えた半導体記憶装置及びその試験方法
JP2000207900A (ja) * 1999-01-12 2000-07-28 Mitsubishi Electric Corp 同期型半導体記憶装置
JP2002203400A (ja) * 2000-11-06 2002-07-19 Mitsubishi Electric Corp テスト容易化回路および当該回路を含む半導体記憶装置

Similar Documents

Publication Publication Date Title
JP2007507794A5 (https=)
TW434560B (en) Automated method for a memory test system
JPH1125029A5 (https=)
EP1486982A3 (en) Latency control circuit and method of latency control
WO2007106710A3 (en) Memory device with mode-selectable prefetch and clock-to-core timing
JP2008500668A5 (https=)
US20080091848A1 (en) Multi-input/output serial peripheral interface and method for data transmission
TW201108244A (en) Memory devices and systems including write leveling operations and methods of performing write leveling operations in memory devices and systems
RU2001126575A (ru) Гибкий интерфейс и способ его применения
TW201203948A (en) A method, apparatus, and system for enabling a deterministic interface
JP2009527820A5 (https=)
US8078781B2 (en) Device having priority upgrade mechanism capabilities and a method for updating priorities
WO2008036589A3 (en) Randomizing current consumption in memory devices
JP6449702B2 (ja) 半導体装置
JP2007157029A (ja) メモリ制御回路及びメモリ制御方法
JP2006145527A5 (https=)
JP2008226423A5 (https=)
JP2004523056A5 (https=)
JP2002117694A5 (https=)
JP2008071477A5 (https=)
WO2011143913A1 (zh) 四倍数据速率的控制器及其实现方法
JP2017073122A5 (https=)
TWI263220B (en) Semiconductor memory device including internal clock doubler
JP2006048748A5 (https=)
WO2006112270A1 (ja) 情報処理装置、および情報処理方法