JP2005514759A - 電気コンポーネントを導体構造を有する基板上に端子接続する方法 - Google Patents
電気コンポーネントを導体構造を有する基板上に端子接続する方法 Download PDFInfo
- Publication number
- JP2005514759A JP2005514759A JP2002592182A JP2002592182A JP2005514759A JP 2005514759 A JP2005514759 A JP 2005514759A JP 2002592182 A JP2002592182 A JP 2002592182A JP 2002592182 A JP2002592182 A JP 2002592182A JP 2005514759 A JP2005514759 A JP 2005514759A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- component
- binder
- conductor structure
- electrical component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1002—Methods of surface bonding and/or assembly therefor with permanent bending or reshaping or surface deformation of self sustaining lamina
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Connections Effected By Soldering, Adhesion, Or Permanent Deformation (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
そのような動きは、適切であれば、接続が生じられないためか、所望されない導体間の接続が影響されるために、コンポーネントと基板との間の導電性接続を損いかねない。側方への基板の材料の移動が接点の間隔を限定しなければ、導体トラックは増加されなければならなかった。しかしながら、これは大きな範囲の必要を引き起こす。
2. 電気コンポーネント
3. 導体トラック
4. 接点
Claims (12)
- 電気コンポーネント(2)、特に半導体コンポーネントを導体構造(3)を有する基板上に端子接続するための方法であって、該方法においては、第1の工程において、融点が、基板が破損されない温度である結合剤が、該電気コンポーネントと基板の該導体構造(3)との間に導入され、第2の工程において、結合剤が溶け、その後凝固するように作られ、その結果、恒久的な導電性接続を生じる、方法は、接合温度は故意に基板のガラス転移温度より高くに上昇され、その結果、該電気コンポーネント(2)に加えられる圧力で、該基板(1)が塑性変形をし、該電気コンポーネントが該導体構造(3)とともに該基板(1)内にポジティブロック式に圧入されることを特徴とする、方法。
- 前記導体構造が少なくとも1つの導体トラック(3)および少なくとも1つの接点(4)を有し、かつ前記結合剤が、前記電気コンポーネント(2)の接点と該導体トラック(3)の接点との間に導入されることを特徴とする、請求項1に記載の方法。
- 前記結合剤が前記基板(1)の塑性変形が始まる前に凝固するように作られることを特徴とする、請求項1または2に記載の方法。
- 120℃以下の融点を有する柔らかい材料から作られた基板が用いられることを特徴とする、請求項1〜3のいずれか1つに記載の方法。
- 前記基板がPVC(塩化ビニル)またはPETから構成されることを特徴とする、請求項4に記載の方法。
- 少なくとも2つの異なる元素の金属または半導体材料から作られるはんだ材料が結合剤として用いられることを特徴とする、請求項1〜5のいずれか1つに記載の方法。
- ビスマスを含むはんだ材料が用いられることを特徴とする、請求項6に記載の方法。
- ビスマスおよびインジウムを含む組成物、ビスマスおよびスズを含む組成物およびインジウムおよびスズを含む組成物群から、はんだ材料が用いられることを特徴とする、請求項6に記載の方法。
- 金属間化合物またはBiInまたはBiIn2組成物のフェーズであるはんだ材料が用いられることを特徴とする、請求項8に記載の方法。
- 熱可塑性接着剤が前記結合剤として用いられることを特徴とする、請求項1〜5のいずれか1つに記載の方法。
- 前記コンポーネント(2)および前記基板(1)を含む構成を加熱するために、該コンポーネントの方向に該基板を通って動作する赤外領域内で作動するレーザを用いることを特徴とする、請求項1〜10に記載の方法。
- 前記コンポーネント(2)および前記基板(1)を含む構成を加熱するために、該コンポーネントを通って該基板の方向に照射する1μmより小さい波長を有するレーザが用いられることを特徴とする、請求項1〜10に記載の方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10124770A DE10124770C1 (de) | 2001-05-21 | 2001-05-21 | Verfahren zur Kontaktierung eines elektrischen Bauelementes mit einem eine Leiterstruktur aufweisenden Substrat |
PCT/DE2002/001254 WO2002095816A1 (de) | 2001-05-21 | 2002-04-05 | Verfahren zur kontaktierung eines elektrischen bauelementes mit einem eine leiterstruktur aufweisenden substrat |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2005514759A true JP2005514759A (ja) | 2005-05-19 |
Family
ID=7685617
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002592182A Pending JP2005514759A (ja) | 2001-05-21 | 2002-04-05 | 電気コンポーネントを導体構造を有する基板上に端子接続する方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6915945B2 (ja) |
EP (1) | EP1389347A1 (ja) |
JP (1) | JP2005514759A (ja) |
CN (1) | CN1270365C (ja) |
DE (1) | DE10124770C1 (ja) |
WO (1) | WO2002095816A1 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10238020A1 (de) * | 2001-08-23 | 2004-03-04 | Brose Fahrzeugteile Gmbh & Co. Kommanditgesellschaft, Coburg | Kraftfahrzeug-Baugruppe |
DE10304777B4 (de) * | 2003-02-05 | 2006-11-23 | Infineon Technologies Ag | Verfahren zur Herstellung eines Chipnutzens mittels eines Hitze- und Druckprozesses unter Verwendung eines thermoplastischen Materials und Vorrichtung zur Durchführung des Verfahrens |
DE102006034679A1 (de) * | 2006-07-24 | 2008-01-31 | Infineon Technologies Ag | Halbleitermodul mit Leistungshalbleiterchip und passiven Bauelement sowie Verfahren zur Herstellung desselben |
JP5248518B2 (ja) * | 2006-11-24 | 2013-07-31 | フラウンホッファー−ゲゼルシャフト・ツァー・フォデラング・デル・アンゲワンテン・フォーシュング・エー.ファウ. | 電子、特に微細電子機能群とその製造方法 |
DE102012008500A1 (de) * | 2012-04-26 | 2013-10-31 | Giesecke & Devrient Gmbh | Herstellung eines portablen Datenträgers |
JP2015056641A (ja) | 2013-09-13 | 2015-03-23 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP2015165527A (ja) | 2014-02-28 | 2015-09-17 | 株式会社東芝 | 半導体装置及びその製造方法 |
CN107567633A (zh) * | 2015-02-20 | 2018-01-09 | 恩爱的有限公司 | 用于制造包括与基底或天线相关联的至少一个电子元件的装置的方法 |
DE102016125521B4 (de) | 2016-12-22 | 2020-10-15 | Infineon Technologies Ag | Gemeinsames Verfahren zum Verbinden eines elektronischen Chips mit einem Verbinderkörper und zum Ausbilden des Verbinderkörpers |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3501832A (en) * | 1966-02-26 | 1970-03-24 | Sony Corp | Method of making electrical wiring and wiring connections for electrical components |
DE3740773A1 (de) * | 1987-12-02 | 1989-06-15 | Philips Patentverwaltung | Verfahren zum herstellen elektrisch leitender verbindungen |
JPH0357230A (ja) * | 1989-07-25 | 1991-03-12 | Mitsubishi Electric Corp | 半導体基板と支持板とのロウ付け方法 |
JP2813507B2 (ja) * | 1992-04-23 | 1998-10-22 | 三菱電機株式会社 | ボンディング方法およびボンディング装置 |
FR2701139B1 (fr) * | 1993-02-01 | 1995-04-21 | Solaic Sa | Procédé pour l'implantation d'un micro-circuit sur un corps de carte intelligente et/ou à mémoire, et carte comportant un micro-circuit ainsi implanté. |
DE19549635B4 (de) * | 1995-02-15 | 2004-12-09 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zur Verbindung eines flexiblen Substrats mit einem Chip |
JP3285294B2 (ja) * | 1995-08-08 | 2002-05-27 | 太陽誘電株式会社 | 回路モジュールの製造方法 |
EP0847594B1 (en) * | 1995-08-29 | 2002-07-17 | Minnesota Mining And Manufacturing Company | Method of assembling an adhesively bonded electronic device using a deformable substrate |
JP3311215B2 (ja) * | 1995-09-28 | 2002-08-05 | 株式会社東芝 | 半導体装置 |
JP2891184B2 (ja) * | 1996-06-13 | 1999-05-17 | 日本電気株式会社 | 半導体装置及びその製造方法 |
FR2754619B1 (fr) * | 1996-10-14 | 1998-12-11 | Solaic Sa | Circuit integre ayant une face active recouverte d'une couche isolante et carte a circuit integre le comportant |
US6300686B1 (en) * | 1997-10-02 | 2001-10-09 | Matsushita Electric Industrial Co., Ltd. | Semiconductor chip bonded to a thermal conductive sheet having a filled through hole for electrical connection |
FR2780534B1 (fr) * | 1998-06-25 | 2002-08-16 | Solaic Sa | Procede de realisation d'objets portatifs a composants electroniques et objets portatifs tels qu'obtenus par ledit procede |
US6449836B1 (en) * | 1999-07-30 | 2002-09-17 | Denso Corporation | Method for interconnecting printed circuit boards and interconnection structure |
-
2001
- 2001-05-21 DE DE10124770A patent/DE10124770C1/de not_active Expired - Fee Related
-
2002
- 2002-04-05 EP EP02729854A patent/EP1389347A1/de not_active Withdrawn
- 2002-04-05 CN CNB028102959A patent/CN1270365C/zh not_active Expired - Fee Related
- 2002-04-05 WO PCT/DE2002/001254 patent/WO2002095816A1/de not_active Application Discontinuation
- 2002-04-05 JP JP2002592182A patent/JP2005514759A/ja active Pending
-
2003
- 2003-11-21 US US10/718,775 patent/US6915945B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1511343A (zh) | 2004-07-07 |
CN1270365C (zh) | 2006-08-16 |
US20040099366A1 (en) | 2004-05-27 |
US6915945B2 (en) | 2005-07-12 |
WO2002095816A1 (de) | 2002-11-28 |
EP1389347A1 (de) | 2004-02-18 |
DE10124770C1 (de) | 2002-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3672047A (en) | Method for bonding a conductive wire to a metal electrode | |
JP5093235B2 (ja) | 電子部品装置およびその製造方法 | |
JP3045956B2 (ja) | 金属接合形成方法 | |
KR910002454B1 (ko) | 필름 캐리어 및 이 필름 캐리어를 이용한 본딩방법 | |
CN103123916B (zh) | 半导体器件、电子器件以及半导体器件制造方法 | |
JP3381601B2 (ja) | バンプ付電子部品の実装方法 | |
JPH0810716B2 (ja) | 電子パッケージ | |
JP2005095977A (ja) | 回路装置 | |
US20020092895A1 (en) | Formation of a solder joint having a transient liquid phase by annealing and quenching | |
US6015082A (en) | Method for joining metals by soldering | |
US4902867A (en) | Method of joining an insulated wire to a conductive terminal | |
US20240047439A1 (en) | Batch Soldering of Different Elements in Power Module | |
JP2005514759A (ja) | 電気コンポーネントを導体構造を有する基板上に端子接続する方法 | |
JP2000151095A (ja) | プリント配線基板に対する部品のはんだ付け方法、プリント配線基板の作製方法 | |
JP2006269970A (ja) | 電子部品のはんだ接合方法 | |
US6193139B1 (en) | Method for joining metals by soldering | |
KR910002453B1 (ko) | 본딩방법 | |
US6769598B2 (en) | Method of connecting circuit boards | |
CN100479635C (zh) | 电路基板及其安装方法、以及使用该电路基板的电子设备 | |
JP3840861B2 (ja) | 金属接合方法 | |
CN104112729A (zh) | 用于制造具有玻璃衬底的半导体器件的方法 | |
JP3381602B2 (ja) | 電子部品製造方法 | |
JP2007142054A (ja) | シールカバーおよびその製造方法 | |
JP3743293B2 (ja) | Icパッケージの製造方法ならびにicパッケージの実装方法 | |
JP3389853B2 (ja) | 電子部品および半田バンプの形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051019 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051125 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060227 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070315 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070809 |