JP2005318582A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005318582A5 JP2005318582A5 JP2005118765A JP2005118765A JP2005318582A5 JP 2005318582 A5 JP2005318582 A5 JP 2005318582A5 JP 2005118765 A JP2005118765 A JP 2005118765A JP 2005118765 A JP2005118765 A JP 2005118765A JP 2005318582 A5 JP2005318582 A5 JP 2005318582A5
- Authority
- JP
- Japan
- Prior art keywords
- analog
- digital conversion
- digital
- pipeline
- conversion module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims 43
- 238000000034 method Methods 0.000 claims 8
- 238000011156 evaluation Methods 0.000 claims 6
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100420875A CN100527630C (zh) | 2004-04-30 | 2004-04-30 | 额外模数转换模块校正流水线式模数转换器的方法及装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005318582A JP2005318582A (ja) | 2005-11-10 |
| JP2005318582A5 true JP2005318582A5 (https=) | 2008-05-29 |
Family
ID=35346699
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005118765A Pending JP2005318582A (ja) | 2004-04-30 | 2005-04-15 | パイプラインａｄｃ較正方法およびその装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP2005318582A (https=) |
| CN (1) | CN100527630C (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100845134B1 (ko) | 2006-11-06 | 2008-07-09 | 삼성전자주식회사 | 디지털 자동 보정기능을 가지는 파이프 라인아날로그-디지털 변환기 및 그것의 디지털 보정방법 |
| JPWO2011021260A1 (ja) * | 2009-08-18 | 2013-01-17 | パナソニック株式会社 | パイプライン型ａｄ変換器およびその出力補正方法 |
| CN101888246B (zh) * | 2010-06-30 | 2012-12-19 | 中国电子科技集团公司第五十八研究所 | 具有误差校准功能的电荷耦合流水线模数转换器 |
| KR101287097B1 (ko) | 2012-01-17 | 2013-07-16 | 서강대학교산학협력단 | 채널 간 부정합 문제를 최소화한 ４채널 파이프라인 ｓａｒ ａｄｃ |
| CN110336561B (zh) * | 2019-07-05 | 2021-02-05 | 中国电子科技集团公司第二十四研究所 | 一种流水线型模数转换器及其输出校正方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69223212T2 (de) * | 1991-08-15 | 1998-05-14 | Texas Instruments Inc | Kalibrierung eines aus einer rekonfigurierbaren Reihe von Stufen bestehenden Systems |
| US5499027A (en) * | 1994-02-24 | 1996-03-12 | Massachusetts Institute Of Technology | Digitally self-calibrating pipeline analog-to-digital converter |
| JP3413793B2 (ja) * | 1999-01-18 | 2003-06-09 | 横河電機株式会社 | カスケードａ／ｄ変換器 |
| US6369744B1 (en) * | 2000-06-08 | 2002-04-09 | Texas Instruments Incorporated | Digitally self-calibrating circuit and method for pipeline ADC |
| US6563445B1 (en) * | 2001-11-28 | 2003-05-13 | Analog Devices, Inc. | Self-calibration methods and structures for pipelined analog-to-digital converters |
-
2004
- 2004-04-30 CN CNB2004100420875A patent/CN100527630C/zh not_active Expired - Lifetime
-
2005
- 2005-04-15 JP JP2005118765A patent/JP2005318582A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101355363A (zh) | 流水线式模数转换器以及增益误差校正方法 | |
| JP4754941B2 (ja) | 線形補正器 | |
| US6967608B1 (en) | Sigma-delta analog-to-digital converter (ADC) with truncation error cancellation in a multi-bit feedback digital-to-analog converter (DAC) | |
| CN111064469B (zh) | 一种基于相邻通道自相关函数的tiadc采样时间失配误差的校正方法 | |
| CN106877866A (zh) | 用于模数转换器的微处理器辅助校准 | |
| EP2359479B1 (en) | Methods and apparatuses for estimation and compensation of nonlinearity errors | |
| EP2587674A3 (en) | Multi-bit successive approximation ADC | |
| JP2011223570A5 (https=) | ||
| CN104518797A (zh) | 一种用于高精度模数转换器中的抖动电路 | |
| US20200090029A1 (en) | Audio signal processing device, audio signal processing method, and control program | |
| JP2007271919A5 (https=) | ||
| WO2008042247A3 (en) | Adaptive composite analog to digital converter | |
| CN102723951B (zh) | 一种具有平移技术的流水线型adc数字后台校正电路 | |
| JP2010193097A5 (https=) | ||
| JP4011041B2 (ja) | アナログ・デジタル変換システムと補正回路及び補正方法 | |
| JP2005318582A5 (https=) | ||
| JP2006129499A5 (https=) | ||
| WO2009047865A1 (ja) | 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム | |
| Massolini et al. | A fully digital fast convergence algorithm for nonlinearity correction in multistage ADC | |
| TWI228875B (en) | Digitally self-calibrating pipeline ADC and method thereof | |
| CN204216883U (zh) | 流水线adc的后台校准电路 | |
| CN106788435A (zh) | 量化采样降噪方法 | |
| JP5535166B2 (ja) | アナログデジタル変換装置及び信号処理システム | |
| JP6316751B2 (ja) | 変換器 | |
| JP2005318582A (ja) | パイプラインａｄｃ較正方法およびその装置 |