JP2004523111A - 内部結合されたローパス及びバンドパス整合段を具備するパワートランジスタ - Google Patents

内部結合されたローパス及びバンドパス整合段を具備するパワートランジスタ Download PDF

Info

Publication number
JP2004523111A
JP2004523111A JP2002558336A JP2002558336A JP2004523111A JP 2004523111 A JP2004523111 A JP 2004523111A JP 2002558336 A JP2002558336 A JP 2002558336A JP 2002558336 A JP2002558336 A JP 2002558336A JP 2004523111 A JP2004523111 A JP 2004523111A
Authority
JP
Japan
Prior art keywords
transistor
transistor according
capacitor
power transistor
internal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002558336A
Other languages
English (en)
Other versions
JP4319407B2 (ja
Inventor
アントン ダブリュー ロードナト
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JP2004523111A publication Critical patent/JP2004523111A/ja
Application granted granted Critical
Publication of JP4319407B2 publication Critical patent/JP4319407B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73Bipolar junction transistors
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03CPHOTOSENSITIVE MATERIALS FOR PHOTOGRAPHIC PURPOSES; PHOTOGRAPHIC PROCESSES, e.g. CINE, X-RAY, COLOUR, STEREO-PHOTOGRAPHIC PROCESSES; AUXILIARY PROCESSES IN PHOTOGRAPHY
    • G03C1/00Photosensitive materials
    • G03C1/005Silver halide emulsions; Preparation thereof; Physical treatment thereof; Incorporation of additives therein
    • G03C1/06Silver halide emulsions; Preparation thereof; Physical treatment thereof; Incorporation of additives therein with non-macromolecular additives
    • G03C1/08Sensitivity-increasing substances
    • G03C1/10Organic substances
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03CPHOTOSENSITIVE MATERIALS FOR PHOTOGRAPHIC PURPOSES; PHOTOGRAPHIC PROCESSES, e.g. CINE, X-RAY, COLOUR, STEREO-PHOTOGRAPHIC PROCESSES; AUXILIARY PROCESSES IN PHOTOGRAPHY
    • G03C5/00Photographic processes or agents therefor; Regeneration of such processing agents
    • G03C5/26Processes using silver-salt-containing photosensitive materials or agents therefor
    • G03C5/29Development processes or agents therefor
    • G03C5/30Developers
    • G03C2005/3007Ascorbic acid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48153Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/48195Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01041Niobium [Nb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Amplifiers (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Details Of Television Scanning (AREA)

Abstract

内部にシャントインダクタを具備するパワートランジスタであって、当該シャントは、内部のリード線(Li、Ld1)を介してトランジスタの内部のアクティブダイ(AD)に内部的にそれぞれが結合された2つの別個のキャパシタ(Cb、Cp)で作られ、これらキャパシタの1つ(Cp)は、他の結合ワイヤ(Ld2)によりトランジスタのリード(E)に接続されていることを特徴とする。

Description

【0001】
【発明の属する技術分野】
本発明は、内部にシャントインダクタを具備する高周波パワートランジスタに関する。
【0002】
【従来の技術】
このようなパワートランジスタは、一般に知られている。このようなトランジスタは、内部のシャントインダクタにより形成されるポスト整合段を一般に具備する。このようなトランジスタは満足をもって長い間使用されてきているが、基本的電子部品は継続してパフォーマンスが最適化されて改善されるよう模索されている。
【0003】
【課題を解決するための手段】
本発明によると、驚くべきことに、相対的に簡単でコスト効果の高い手段でトランジスタが実現でき、それによるとシャントキャパシタが、内部のリード線を介してトランジスタの内部のアクティブダイに内部的にそれぞれが結合された2つの別個のキャパシタで作られ、これらキャパシタのうちの1つは、他のボンドワイヤによりトランジスタのリードに接続されている。
【0004】
このようなトランジスタの製造時に容易に適用できる、この手段により、出力インピーダンスは、例えば2GHzで30Wの装置に対し約2Ωから約19オームまで非常に増大し、このことは、内部のワイヤの適当な選択により出力インピーダンスが顧客の要求に相対的に容易に適応でき、一方で技術的に少ない回路損失となるであろうことを意味する。
【0005】
本発明は特に、高いオーミックレベルでの複数のトランジスタの並列配置に利点があり、従って本発明は当該トランジスタの並列配置にも関する。斯様な配置においては、結果的に大きくなった配置の改善された効率、ゲイン及び出力パワーが得られれば、大きさの問題は低い程度であろう。
【0006】
驚くべきことに、トランジスタの品質改善も本発明により達成される。なぜならば、新しい回路配置における、直流防止キャパシタとアクティブダイとの間の内部のバンドパスワイヤと、トランジスタのアクティブダイとトランジスタのリードとの間の内部のリードワイヤとがより離れた距離にあり、相互カップリングの機会がより低くなるので、機能が改善されるからである。本改善の特に有利な点は、仮想的にコストがかからずに実施できることである。
【0007】
本発明は、以下の図面を参照して詳細に説明されるだろう。
【0008】
これら図において、対応する部品は同一の参照符号が付けられている。
【0009】
【発明の実施の形態】
図1においては、アクティブダイADは、トランジスタのフランジ部Fに固定され、DC防止部DCbも同様である。アクティブダイADはドレインDrを具備し、それを介してワイヤLdにより一方でトランジスタリードEにボンドワイヤされ、他方でワイヤLiによりDC防止部DCbにボンドワイヤされている。
【0010】
その断面図である図2は、DC防止部DCbが形成されるMOSキャパシティの層構成を示す。DC防止部DCbは、下部にシリコン層Si、中間の絶縁層Ox及び上部に金属層Mを有する。リード線Liは、トランジスタに対する所望の周波数レンジの下部でパワートランジスタの出力キャパシタと共鳴するためのバンドパスインピーダンスのトランスフォーメーションを形成する。
【0011】
図4に表されるように、本発明による新しい配置では、従来のMOSキャパシタは、中間の絶縁層Oxの上に2つの相互に分離した金属層を持つMOSキャパシタにトランスフォーメーションされる。
【0012】
本発明によると、2つのキャパシタは、このようにして単一のクリスタルで作られ、これにより好適には図3による実施が実現され、バンドパスリード線Liがアクティブダイと第1キャパシタCbとの間に形成されて新しい配置のための直流防止キャパシタを形成し、これに対し他方ではワイヤLd1によりアクティブダイADはポスト整合キャパシタとして使用される他のキャパシタCpに接続され、順にトランジスタリードEにボンドワイヤLd2により接続される。
【0013】
トランジスタ部品の上述のような驚くべき簡単な配置は、容易に当業者により実践できる。当該配置は、好適には、単一の容量クリスタルを利用して、ローパス及びバンドパス整合段を結合することによりパワートランジスタのダブルの内部のポスト整合を達成する。
【0014】
エンジンの直流防止キャパシティを2つのキャパシティへ分離すること及びトランジスタ内の若干異なるボンディングは、エクストラのインピーダンストランスフォーメーションを実現し、これを通じて(売られている)REは顕著な高いレベルまで顧客の要望で増大されてもよい。実際、従来のRFトランジスタのREは、全て実質的に付加的な製造努力なしに、8倍まで増大してもよい。
【0015】
上述の説明及び図の詳細とは別に、本発明は、更に請求項に係る特徴にも関係する。
【図面の簡単な説明】
【図1】従来のトランジスタの状態の関連部分の概略図である。
【図2】直流防止キャパシタの層構成を示す、図1の直流防止キャパシタの仮想部分を示す。
【図3】図1に対応する、本発明によるトランジスタの関連部分の概略図である。
【図4】図2に対応する、本発明によるキャパシタの部分を示したものである。

Claims (7)

  1. 内部にシャントインダクタを具備するRFパワートランジスタにおいて、シャントが、内部のリード線を介してトランジスタの内部のアクティブダイに内部的にそれぞれが結合された2つの別個のキャパシタで作られ、これらキャパシタの1つは、他のボンドワイヤによりトランジスタのリードに接続されていることを特徴とする、RFパワートランジスタ。
  2. 前記キャパシタがMOSキャパシタである、ことを特徴とする請求項1に記載のトランジスタ。
  3. 前記内部のリード線が、互いに別個のボンドワイヤにより形成されることを特徴とする請求項1又は2に記載のトランジスタ。
  4. 前記キャパシタは、内部の前記シャントのコモン直流防止キャパシティの2つの部分に分離した金属層として作られた当該金属層により形成されることを特徴とする請求項1、2又は3に記載のトランジスタ。
  5. 前記分離は、追加のインピーダンストランスフォーメーションを作るために実行されることを特徴とする請求項1乃至4の何れか1項に記載のトランジスタ。
  6. 出力インピーダンスが10Ωより大きいことを特徴とする請求項1乃至5の何れか1項に記載のトランジスタ。
  7. 請求項1乃至6の何れか1項に記載のトランジスタを有する電子回路において、前記トランジスタが相対的に高いオーミック抵抗で並列接続で組み込まれていることを特徴とする電子回路。
JP2002558336A 2001-01-18 2001-12-17 内部結合されたローパス及びバンドパス整合段を具備するパワートランジスタ Expired - Fee Related JP4319407B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01200168 2001-01-18
PCT/IB2001/002559 WO2002058149A1 (en) 2001-01-18 2001-12-17 Power transistor with internally combined low-pass and band-pass matching stages

Publications (2)

Publication Number Publication Date
JP2004523111A true JP2004523111A (ja) 2004-07-29
JP4319407B2 JP4319407B2 (ja) 2009-08-26

Family

ID=8179760

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002558336A Expired - Fee Related JP4319407B2 (ja) 2001-01-18 2001-12-17 内部結合されたローパス及びバンドパス整合段を具備するパワートランジスタ

Country Status (7)

Country Link
US (1) US6646321B2 (ja)
EP (1) EP1356521B1 (ja)
JP (1) JP4319407B2 (ja)
KR (1) KR20020086645A (ja)
AT (1) ATE417361T1 (ja)
DE (1) DE60136961D1 (ja)
WO (1) WO2002058149A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018050276A (ja) * 2016-09-16 2018-03-29 株式会社東芝 マイクロ波半導体装置

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187249B2 (en) * 2004-09-24 2007-03-06 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Interconnecting a port of a microwave circuit package and a microwave component mounted in the microwave circuit package
US7268627B2 (en) * 2004-11-03 2007-09-11 Theta Microelectronics, Inc. Pre-matching of distributed and push-pull power transistors
US7528062B2 (en) * 2006-10-25 2009-05-05 Freescale Semiconductor, Inc. Integrated matching network and method for manufacturing integrated matching networks
KR100878708B1 (ko) 2007-09-04 2009-01-14 알.에프 에이치아이씨 주식회사 고출력 반도체 소자 패키지 및 방법
KR100973751B1 (ko) * 2009-11-20 2010-08-04 리플래시기술 주식회사 수로교의 익스펜션 조인트 보수공법
US7986184B2 (en) 2009-12-18 2011-07-26 Nxp B.V. Radio frequency amplifier with effective decoupling
EP2388815A1 (en) 2010-05-10 2011-11-23 Nxp B.V. A transistor package
EP2458730B8 (en) 2010-11-29 2015-08-05 Nxp B.V. Radiofrequency amplifier
EP2463905B1 (en) 2010-12-10 2014-10-01 Nxp B.V. Packaged RF transistor with special supply voltage leads
US9419580B2 (en) 2014-10-31 2016-08-16 Raytheon Company Output matching network having a single combined series and shunt capacitor component

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969752A (en) * 1973-12-03 1976-07-13 Power Hybrids, Inc. Hybrid transistor
US4168507A (en) * 1977-11-21 1979-09-18 Motorola, Inc. Structure and technique for achieving reduced inductive effect of undesired components of common lead inductance in a semiconductive RF power package
US4200880A (en) * 1978-03-28 1980-04-29 Microwave Semiconductor Corp. Microwave transistor with distributed output shunt tuning
US5635751A (en) * 1991-09-05 1997-06-03 Mitsubishi Denki Kabushiki Kaisha High frequency transistor with reduced parasitic inductance
JP2728322B2 (ja) * 1991-09-05 1998-03-18 三菱電機株式会社 半導体装置
JP2864841B2 (ja) * 1992-02-04 1999-03-08 三菱電機株式会社 高周波高出力トランジスタ
US5315156A (en) * 1992-11-30 1994-05-24 Sgs-Thomson Microelectronics, Inc. Transistor device layout
KR100503531B1 (ko) * 1996-11-05 2005-09-26 코닌클리케 필립스 일렉트로닉스 엔.브이. 반도체디바이스
US5880517A (en) * 1998-02-04 1999-03-09 Northrop Grumman Corporation Microwave power transistor having matched impedance with integrated DC blocking capacitor and manufacturing method therefor
US6194774B1 (en) * 1999-03-10 2001-02-27 Samsung Electronics Co., Ltd. Inductor including bonding wires
US6181200B1 (en) * 1999-04-09 2001-01-30 Integra Technologies, Inc. Radio frequency power device
JP2001111364A (ja) * 1999-10-12 2001-04-20 Nec Corp マイクロ波増幅器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018050276A (ja) * 2016-09-16 2018-03-29 株式会社東芝 マイクロ波半導体装置

Also Published As

Publication number Publication date
US20020109203A1 (en) 2002-08-15
DE60136961D1 (de) 2009-01-22
KR20020086645A (ko) 2002-11-18
US6646321B2 (en) 2003-11-11
EP1356521B1 (en) 2008-12-10
EP1356521A1 (en) 2003-10-29
JP4319407B2 (ja) 2009-08-26
ATE417361T1 (de) 2008-12-15
WO2002058149A1 (en) 2002-07-25

Similar Documents

Publication Publication Date Title
US10432152B2 (en) RF amplifier output circuit device with integrated current path, and methods of manufacture thereof
US9748185B2 (en) Semiconductor devices with impedance matching-circuits
US7567128B2 (en) Power amplifier suppressing radiation of second harmonic over wide frequency band
US9531328B2 (en) Amplifiers with a short phase path, packaged RF devices for use therein, and methods of manufacture thereof
CN110504923A (zh) 晶体管装置和具有谐波终止电路的放大器和其制造方法
US8111521B2 (en) Package-based filtering and matching solutions
CN103718469B (zh) 高频模块
JP4319407B2 (ja) 内部結合されたローパス及びバンドパス整合段を具備するパワートランジスタ
JP2005516515A (ja) 半導体増幅器素子用の出力回路
CN110504922A (zh) 宽带功率晶体管装置和放大器及其制造方法
JP2002531948A (ja) 高周波パワー・トランジスタ・デバイス
JP7133305B2 (ja) ビデオ帯域幅が強化されたrf電力増幅器用のマルチベースバンド終端コンポーネント
CN111355455A (zh) 功率晶体管和具有谐波终端电路的放大器以及制造方法
US9236907B2 (en) Laminate-type electronic device with filter and balun
US9928954B2 (en) Transformer
TW200803162A (en) LC resonant circuit
WO2020179540A1 (ja) 高周波モジュールおよび通信装置
JP2002204135A (ja) 高周波低域通過フィルタ
US6936764B2 (en) Three dimensional dynamically shielded high-Q BEOL metallization
JPH08116028A (ja) マイクロストリップ線路、スパイラルインダクタ、マイクロ波増幅回路及びマイクロ波増幅装置
US20220407467A1 (en) Doherty amplifier
JPS6364081B2 (ja)
JPS6032749Y2 (ja) チップ形静電容量素子
CN102163605B (zh) 一种微波集成电路微带网络
JPH046256Y2 (ja)

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20041021

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041216

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20070323

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071211

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20080311

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20080318

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080424

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080609

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080819

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090512

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090528

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120605

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130605

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees