KR20020086645A - 내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을갖는 파워 트랜지스터 - Google Patents

내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을갖는 파워 트랜지스터 Download PDF

Info

Publication number
KR20020086645A
KR20020086645A KR1020027012230A KR20027012230A KR20020086645A KR 20020086645 A KR20020086645 A KR 20020086645A KR 1020027012230 A KR1020027012230 A KR 1020027012230A KR 20027012230 A KR20027012230 A KR 20027012230A KR 20020086645 A KR20020086645 A KR 20020086645A
Authority
KR
South Korea
Prior art keywords
transistor
power transistor
internal
radio frequency
frequency power
Prior art date
Application number
KR1020027012230A
Other languages
English (en)
Inventor
루드나트안톤더블유
Original Assignee
코닌클리즈케 필립스 일렉트로닉스 엔.브이.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 코닌클리즈케 필립스 일렉트로닉스 엔.브이. filed Critical 코닌클리즈케 필립스 일렉트로닉스 엔.브이.
Publication of KR20020086645A publication Critical patent/KR20020086645A/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73Bipolar junction transistors
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03CPHOTOSENSITIVE MATERIALS FOR PHOTOGRAPHIC PURPOSES; PHOTOGRAPHIC PROCESSES, e.g. CINE, X-RAY, COLOUR, STEREO-PHOTOGRAPHIC PROCESSES; AUXILIARY PROCESSES IN PHOTOGRAPHY
    • G03C1/00Photosensitive materials
    • G03C1/005Silver halide emulsions; Preparation thereof; Physical treatment thereof; Incorporation of additives therein
    • G03C1/06Silver halide emulsions; Preparation thereof; Physical treatment thereof; Incorporation of additives therein with non-macromolecular additives
    • G03C1/08Sensitivity-increasing substances
    • G03C1/10Organic substances
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03CPHOTOSENSITIVE MATERIALS FOR PHOTOGRAPHIC PURPOSES; PHOTOGRAPHIC PROCESSES, e.g. CINE, X-RAY, COLOUR, STEREO-PHOTOGRAPHIC PROCESSES; AUXILIARY PROCESSES IN PHOTOGRAPHY
    • G03C5/00Photographic processes or agents therefor; Regeneration of such processing agents
    • G03C5/26Processes using silver-salt-containing photosensitive materials or agents therefor
    • G03C5/29Development processes or agents therefor
    • G03C5/30Developers
    • G03C2005/3007Ascorbic acid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48153Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/48195Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01041Niobium [Nb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Amplifiers (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Details Of Television Scanning (AREA)

Abstract

내부 분로 인덕가 제공된 무선 주파수 파워 트랜지스터로, 분로가 두 개의 분리된 캐패시터(Cb,Cp)로 만들어 지는 것이 특징이다. 각각은 내부 리드(Li,Ld1)를 통하여 트랜지스터 내부 활성 다이(AD)에 내부적으로 접착되며 캐패시터(Cp) 중 하나는 다른 본드 와이어에 의해 트랜지스터 리드(L)에 결합된다.

Description

내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을 갖는 파워 트랜지스터{POWER TRANSISTOR WITH INTERNALLY COMBINED LOW-PASS AND BAND-PASS MATCHING STAGES}
그런 파워 트랜지스터는 일반적으로 알려져 있다. 그런 파워 트랜지스터에는, 내부 분로 인덕터(internal shunt inductor)에 의해 형성된 포스트-매칭(post-matching) 단이 공통적으로 제공된다. 그러나 기본적인 전기 부품이 최적화되고 성능에서 향상되도록 끊임없이 추구됨에 따라 그런 트랜지스터는 오래전부터 만족스럽게 사용되어 왔다.
발명의 개요
본 발명에 따라, 그런 트랜지스터가 상대적으로 간단하고 높은 비용 효율로 놀랍게 실현될 수 있는데, 이에 따르면 분로 캐패시터가 두 개의 분리된 용량으로제조되고 각각은 트랜지스터 내부 활성 다이(transistor internal active die)에 내부 리드를 통하여 내부적으로 접합(bond)되며 그 캐패시터 중 하나는 다른 본드 와이어(bond wire)에 의해 트랜지스터 리드에 연결된다.
그런 트랜지스터의 제조에 쉽게 적용될 수 있는 이 개량에 의하여, 출력 임피던스는 견고하게 증가 -가령, 2GHz에서 30W인 디바이스에 대하여 약 2Ω에서 약 19Ω까지 증가됨- 되는데, 이는 내부 와이어의 적절한 선택에 의해, 기술적으로 적은 회로 손실을 유발하면서도 출력 임피던스가 사용자 요구 사항에 상대적으로 쉽게 적응될 수 있다는 것을 의미한다.
본 발명은 높은 저항 레벨에서의 복수 트랜지스터의 병렬 배치에 유리하고 그러므로 또한 그것에 관련된다. 그런 회로에서, 스케일링(scaling) 문제는 단지 약간 발생되는데, 이로 인해 임의의 업스케일(up-scaled) 디바이스의 효율, 이득(gain) 및 출력 전력을 향상시킨다.
놀랍게도, 트랜지스터 활성 다이와 트랜지스터 리드 사이의 내부 리드 와이어와, 블럭킹 캐패시터와 활성 다이 사이의 내부 밴드 패스(bandpass) 와이어가 새로운 배치에서 더 먼 거리에 있기 때문에 상호 결합의 기회가 더 낮아지며 그래서 인샤인(inshin)의 작용이 향상되기 때문에, 본 발명에 의해 트랜지스터의 질적 개선도 달성된다. 본 개선의 특별한 이점은 그것이 실질적으로 아무런 비용없이 구현될 수 있다는 것이다.
본 발명은 내부 분로 인덕터(internal shunt inductor)가 제공된 고주파 파워 트랜지스터에 관한 것이다.
이제 본 발명은 도면으로 더 설명될 것이다:
도 1 은 본 기술 트랜지스터 상태의 해당하는 부분의 개략도이다.
도 2는 블럭의 층 구조를 도시하는 도 1의 DC 블럭킹 캐패시터의 가상 절단을 도시한다.
도 3은 본 발명에 따른 트랜지스터의 포스트 매칭 개념의 도 1에 따른 표현이다.
도 4는 본 발명에 따른 캐패시터 블럭의 도 2에 부합하는 표현이다.
도면에서 대응하는 구성 요소들은 동일한 참조 부호로 참조된다.
도 1에서 활성 다이(AD)는 트랜지스터 플랜지(flange) 부분(F)에 고정되고 마찬가지로 DC 블럭(DCb)이 고정된다. 활성 다이(AD)에 드레인(Dr)이 제공되는데, 이것은 한 쪽에서 와이어(Ld)에 의해 트랜지스터 리드(E)에 본드 와이어되고 다른 쪽에서 와이어 Li에 의해 DC 블럭(DCb)에 본드 와이어된다.
도 2는, DC 블럭(DCb)을 형성하는 MOS 캐패시터의 층 구조에 관하여 수평 단면으로 도시한다. 그것은 하부 실리콘 층(Si), 중간 절연 층(Ox) 및 상부 금속 층(M)을 포함한다. 리드(Li)는 트랜지스터를 위해 요구되는 주파수 범위의 낮은 쪽에서 파워 트랜지스터의 출력 캐패시터와 공진하도록 의도된 밴드 패스 임피던스 변환(trasnformation)을 형성한다.
본 발명에 따른 새로운 배치에서, 도 4에 의해 도시된 것처럼, 종래의 MOS 캐패시터는 중간 절연 층(Ox)의 상부에 두 개의 상호 분리된 금속 층을 가지는 MOS 캐패시터로 변형된다.
본 발명에 따라 두 개의 캐패시터는 이 방법으로 단일 결정(crystal)으로 생산될 수 있는데, 이에 의해 바람직하게는 도 3에 따른 구현이 실현되며, 여기서 밴드 패스 리드(Li)는 활성 다이와 제 1 캐패시터(Cb) 사이에 연결되어 있으며 새로운 배열을 위한 블럭킹 캐패시터(blocking capacitor)를 형성하며, 이에 반해 활성 다이(AD)는 한편 와이어(Ld1)에 의해 본드 와이어(Ld2)에 의해 트랜지스터 리드(E)에 교대로 연결되는 포스트-매칭(post-matching) 캐패시터로서 사용되는 다른 캐패시터(Cp)에 연결되어 있다.
상기 놀랍게도 간략한 트랜지스터 구성 요소의 배치는 본 기술 분야의 어느 당업자에 의해서도 쉽게 실시될 수 있다. 이 배치는 단일 용량 결정을 사용하여 로우 패스 및 밴드 패스 매칭 단을 결합함으로써 파워 트랜지스터의 이중 내부 포스트-매칭을 순조롭게 달성한다.
엔진의 DC 블럭 용량이 두 개의 용량으로 분할되는 것과 트랜지스터 내의 근소한 차이가 있는 본딩은 이로써 소비자가 요구할 때 RE(sold)가 현저히 더 높은 수준으로까지 증가될 수 있도록 하는 여분의 임피던스 변환을 실현하며, 사실상 종래의 RF 트랜지스터의 RE는 모두 실제로 추가적인 제조 노력없이 8 배까지 증대될 수 있다.
상기 설명 및 관련된 도면의 모든 세부 사항과는 별도로 본 발명은 다음 청구항들의 특징에 더 관련된다.

Claims (7)

  1. 내부 분로 인덕터(shunt inductor)가 제공된 무선 주파수 파워 트랜지스터에 있어서,
    각각 내부 리드(Li,Ld1)를 통해 트랜지스터 내부 활성 다이(AD)에 내부적으로 접합되며, 둘 중 하나의 캐패시터(Cp)는 다른 본드 와이어(Ld2)에 의해 상기 트랜지스터 리드(E)와 결합되는 두 개의 분리된 캐패시터(Cb,Cp)에서 상기 분로가 생성되는 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  2. 제 1 항에 있어서,
    상기 캐패시터가 MOS 캐패시터인 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  3. 제 1 항 또는 제 2 항에 있어서,
    상기 내부 리드(Li,Ld1)가 상호 분리된 본드 와이어에 의해 형성되는 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  4. 제 1 항, 제 2 항 또는 제 3 항에 있어서,
    상기 캐패시터(Cb,Cp)가 상기 내부 분로의 공통의 DC 블럭 용량의 두 부분으로 분할된 금속 층으로서 제조되는 상기 금속 층에 의해 형성되는 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  5. 상기 어느 한 항에 있어서,
    상기 분할(split up)이 추가적인 임피던스 변환을 만들어내기 위하여 구현되는 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  6. 상기 임의의 항에 있어서,
    상기 출력 임피던스가 10Ω보다 큰 것을 특징으로 하는
    내부 분로 인덕터가 제공된 무선 주파수 파워 트랜지스터.
  7. 트랜지스터가 상대적으로 높은 저항에서 병렬 연결되는 것을 특징으로 하는제 1 항 내지 제 6 항 중의 어느 한 항의 트랜지스터를 포함하는
    전기회로.
KR1020027012230A 2001-01-18 2001-12-17 내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을갖는 파워 트랜지스터 KR20020086645A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP01200168.1 2001-01-18
EP01200168 2001-01-18
PCT/IB2001/002559 WO2002058149A1 (en) 2001-01-18 2001-12-17 Power transistor with internally combined low-pass and band-pass matching stages

Publications (1)

Publication Number Publication Date
KR20020086645A true KR20020086645A (ko) 2002-11-18

Family

ID=8179760

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020027012230A KR20020086645A (ko) 2001-01-18 2001-12-17 내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을갖는 파워 트랜지스터

Country Status (7)

Country Link
US (1) US6646321B2 (ko)
EP (1) EP1356521B1 (ko)
JP (1) JP4319407B2 (ko)
KR (1) KR20020086645A (ko)
AT (1) ATE417361T1 (ko)
DE (1) DE60136961D1 (ko)
WO (1) WO2002058149A1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100973751B1 (ko) * 2009-11-20 2010-08-04 리플래시기술 주식회사 수로교의 익스펜션 조인트 보수공법

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187249B2 (en) * 2004-09-24 2007-03-06 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Interconnecting a port of a microwave circuit package and a microwave component mounted in the microwave circuit package
US7268627B2 (en) * 2004-11-03 2007-09-11 Theta Microelectronics, Inc. Pre-matching of distributed and push-pull power transistors
US7528062B2 (en) * 2006-10-25 2009-05-05 Freescale Semiconductor, Inc. Integrated matching network and method for manufacturing integrated matching networks
KR100878708B1 (ko) 2007-09-04 2009-01-14 알.에프 에이치아이씨 주식회사 고출력 반도체 소자 패키지 및 방법
US7986184B2 (en) 2009-12-18 2011-07-26 Nxp B.V. Radio frequency amplifier with effective decoupling
EP2388815A1 (en) 2010-05-10 2011-11-23 Nxp B.V. A transistor package
EP2458730B8 (en) 2010-11-29 2015-08-05 Nxp B.V. Radiofrequency amplifier
EP2463905B1 (en) 2010-12-10 2014-10-01 Nxp B.V. Packaged RF transistor with special supply voltage leads
US9419580B2 (en) 2014-10-31 2016-08-16 Raytheon Company Output matching network having a single combined series and shunt capacitor component
JP6560287B2 (ja) * 2016-09-16 2019-08-14 株式会社東芝 マイクロ波半導体装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969752A (en) * 1973-12-03 1976-07-13 Power Hybrids, Inc. Hybrid transistor
US4168507A (en) * 1977-11-21 1979-09-18 Motorola, Inc. Structure and technique for achieving reduced inductive effect of undesired components of common lead inductance in a semiconductive RF power package
US4200880A (en) * 1978-03-28 1980-04-29 Microwave Semiconductor Corp. Microwave transistor with distributed output shunt tuning
US5635751A (en) * 1991-09-05 1997-06-03 Mitsubishi Denki Kabushiki Kaisha High frequency transistor with reduced parasitic inductance
JP2728322B2 (ja) * 1991-09-05 1998-03-18 三菱電機株式会社 半導体装置
JP2864841B2 (ja) * 1992-02-04 1999-03-08 三菱電機株式会社 高周波高出力トランジスタ
US5315156A (en) * 1992-11-30 1994-05-24 Sgs-Thomson Microelectronics, Inc. Transistor device layout
KR100503531B1 (ko) * 1996-11-05 2005-09-26 코닌클리케 필립스 일렉트로닉스 엔.브이. 반도체디바이스
US5880517A (en) * 1998-02-04 1999-03-09 Northrop Grumman Corporation Microwave power transistor having matched impedance with integrated DC blocking capacitor and manufacturing method therefor
US6194774B1 (en) * 1999-03-10 2001-02-27 Samsung Electronics Co., Ltd. Inductor including bonding wires
US6181200B1 (en) * 1999-04-09 2001-01-30 Integra Technologies, Inc. Radio frequency power device
JP2001111364A (ja) * 1999-10-12 2001-04-20 Nec Corp マイクロ波増幅器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100973751B1 (ko) * 2009-11-20 2010-08-04 리플래시기술 주식회사 수로교의 익스펜션 조인트 보수공법

Also Published As

Publication number Publication date
US20020109203A1 (en) 2002-08-15
EP1356521B1 (en) 2008-12-10
ATE417361T1 (de) 2008-12-15
EP1356521A1 (en) 2003-10-29
WO2002058149A1 (en) 2002-07-25
JP2004523111A (ja) 2004-07-29
DE60136961D1 (de) 2009-01-22
US6646321B2 (en) 2003-11-11
JP4319407B2 (ja) 2009-08-26

Similar Documents

Publication Publication Date Title
EP3179628B1 (en) Amplifier devices with in-package transmission line combiner
US9978691B2 (en) Semiconductor packages having wire bond wall to reduce coupling
US6734728B1 (en) RF power transistor with internal bias feed
US4042952A (en) R. F. power transistor device with controlled common lead inductance
JPH0897377A (ja) シリコン技術における高価なメタライゼーションを使用しない高qインダクタ構造
KR20020086645A (ko) 내부적으로 결합된 로우-패스 및 밴드-패스 매칭 단을갖는 파워 트랜지스터
US20160020147A1 (en) Impedance matching circuit, power amplifier and manufacturing method for variable capacitor
JP6349079B2 (ja) 集積型受動素子を含む集積回路およびその製造方法
EP3611839A1 (en) Amplifiers with broadband impedance matching and methods of manufacture thereof
US6323744B1 (en) Grounding of TFR ladder filters
CN113130465A (zh) 包含多路径集成无源装置的功率放大器封装
US20070217122A1 (en) Capacitor
US4213141A (en) Hybrid transistor
US6825749B1 (en) Symmetric crossover structure of two lines for RF integrated circuits
US20080169883A1 (en) LC resonant circuit
CN108631036B (zh) 单芯片正交3dB定向耦合器
US7081799B2 (en) Bipolar transistor, oscillation circuit, and voltage controlled oscillator
KR101127093B1 (ko) Ltcc를 이용한 고출력 증폭기의 내부 정합 회로 및 결합기 구조
JP2006080662A (ja) 整合回路内蔵半導体トランジスタとモノリシック増幅器および多段増幅器
JPH10256850A (ja) 半導体装置及び高周波電力増幅器
US20220407467A1 (en) Doherty amplifier
JPS6364081B2 (ko)
KR19990051082A (ko) 인덕터 내경에 커패시터를 배치한 초고주파 공진회로 구조 및 그 설계방법
JPH02119174A (ja) 集積化高周波増幅器
JPH0818306A (ja) 誘電体フィルタ

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid