JP2004500623A - Ramモジュールにデータ語を記憶する方法と回路装置 - Google Patents
Ramモジュールにデータ語を記憶する方法と回路装置 Download PDFInfo
- Publication number
- JP2004500623A JP2004500623A JP2001525526A JP2001525526A JP2004500623A JP 2004500623 A JP2004500623 A JP 2004500623A JP 2001525526 A JP2001525526 A JP 2001525526A JP 2001525526 A JP2001525526 A JP 2001525526A JP 2004500623 A JP2004500623 A JP 2004500623A
- Authority
- JP
- Japan
- Prior art keywords
- word
- data
- bit
- crc
- check bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/1032—Simple parity
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
- G06F11/1056—Updating check bits on partial write, i.e. read/modify/write
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19945494 | 1999-09-22 | ||
| DE10018722A DE10018722A1 (de) | 1999-09-22 | 2000-04-15 | Verfahren und Schaltungsanordnung zum Speichern von Datenworten in einem RAM Modul |
| PCT/EP2000/008398 WO2001022225A1 (de) | 1999-09-22 | 2000-08-29 | Verfahren und schaltungsanordnung zum speichern von datenworten in einem ram modul |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004500623A true JP2004500623A (ja) | 2004-01-08 |
| JP2004500623A5 JP2004500623A5 (enExample) | 2007-12-20 |
Family
ID=26005322
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001525526A Pending JP2004500623A (ja) | 1999-09-22 | 2000-08-29 | Ramモジュールにデータ語を記憶する方法と回路装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6901552B1 (enExample) |
| EP (1) | EP1222545B1 (enExample) |
| JP (1) | JP2004500623A (enExample) |
| WO (1) | WO2001022225A1 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10109449B4 (de) * | 2000-08-02 | 2012-11-08 | Continental Teves Ag & Co. Ohg | Verfahren und Schaltungsanordnung zur Speicherung von Prüfbit-Worten |
| US20040148559A1 (en) * | 2003-01-23 | 2004-07-29 | Fetzer Eric S. | Method and circuit for reducing silent data corruption in storage arrays with no increase in read and write times |
| DE102005027455A1 (de) * | 2005-06-14 | 2006-12-28 | Infineon Technologies Ag | Verfahren und Schaltungsanordnung zur Fehlererkennung in einem Datensatz |
| EP1748374A1 (fr) * | 2005-07-08 | 2007-01-31 | STMicroelectronics SA | Procédé et dispositif de protection d'une mémoire contre les attaques par injection d'erreur |
| US7447948B2 (en) * | 2005-11-21 | 2008-11-04 | Intel Corporation | ECC coding for high speed implementation |
| US8589737B2 (en) * | 2008-06-20 | 2013-11-19 | Freescale Semiconductor, Inc. | Memory system with redundant data storage and error correction |
| EP2294581B1 (en) * | 2008-06-20 | 2013-01-09 | Freescale Semiconductor, Inc. | A system for distributing available memory resource |
| FR3078439A1 (fr) * | 2018-02-27 | 2019-08-30 | Stmicroelectronics (Rousset) Sas | Procede de gestion du routage de transactions entre des equipements sources, au moins un equipement cible, par exemple une memoire multiports, et systeme sur puce correspondant |
| EP3683679A1 (en) * | 2019-01-15 | 2020-07-22 | ARM Limited | Checksum generation |
| KR102871983B1 (ko) * | 2019-12-30 | 2025-10-16 | 삼성전자주식회사 | 안전 민감 데이터의 무결성 점검 장치 및 이를 포함하는 전자 기기 |
| US11694761B2 (en) * | 2021-09-17 | 2023-07-04 | Nxp B.V. | Method to increase the usable word width of a memory providing an error correction scheme |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4277844A (en) * | 1979-07-26 | 1981-07-07 | Storage Technology Corporation | Method of detecting and correcting errors in digital data storage systems |
| JPS61265799A (ja) * | 1985-05-20 | 1986-11-25 | Nippon Telegr & Teleph Corp <Ntt> | 半導体記憶装置 |
| JPH08115268A (ja) * | 1994-10-13 | 1996-05-07 | Toshiba Corp | メモリ回路装置 |
| JPH09167120A (ja) * | 1995-12-15 | 1997-06-24 | Denso Corp | 記憶装置の誤り訂正装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1002271B (it) | 1973-12-27 | 1976-05-20 | Honeywell Inf Systems | Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori |
| US4384353A (en) | 1981-02-19 | 1983-05-17 | Fairchild Camera And Instrument Corp. | Method and means for internal error check in a digital memory |
| US4710934A (en) | 1985-11-08 | 1987-12-01 | Texas Instruments Incorporated | Random access memory with error correction capability |
| DE68926410T2 (de) | 1988-06-24 | 1996-09-12 | Nippon Electric Co | Mit einer Paritätsteuerungseinheit auf demselben Chip bestückter Mikroprozessor |
-
2000
- 2000-08-29 EP EP00956493A patent/EP1222545B1/de not_active Expired - Lifetime
- 2000-08-29 JP JP2001525526A patent/JP2004500623A/ja active Pending
- 2000-08-29 WO PCT/EP2000/008398 patent/WO2001022225A1/de not_active Ceased
- 2000-08-29 US US10/088,957 patent/US6901552B1/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4277844A (en) * | 1979-07-26 | 1981-07-07 | Storage Technology Corporation | Method of detecting and correcting errors in digital data storage systems |
| JPS61265799A (ja) * | 1985-05-20 | 1986-11-25 | Nippon Telegr & Teleph Corp <Ntt> | 半導体記憶装置 |
| JPH08115268A (ja) * | 1994-10-13 | 1996-05-07 | Toshiba Corp | メモリ回路装置 |
| JPH09167120A (ja) * | 1995-12-15 | 1997-06-24 | Denso Corp | 記憶装置の誤り訂正装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1222545A1 (de) | 2002-07-17 |
| US6901552B1 (en) | 2005-05-31 |
| EP1222545B1 (de) | 2010-10-27 |
| WO2001022225A1 (de) | 2001-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0535086B1 (en) | Multiple error correction in a computer memory | |
| US5418796A (en) | Synergistic multiple bit error correction for memory of array chips | |
| US4139148A (en) | Double bit error correction using single bit error correction, double bit error detection logic and syndrome bit memory | |
| US6009548A (en) | Error correcting code retrofit method and apparatus for multiple memory configurations | |
| JP3982639B2 (ja) | マルチレベルセルを有するメモリからデータを読み取る方法 | |
| JP4071940B2 (ja) | メモリ設計のための共有式誤り訂正 | |
| JP3325914B2 (ja) | データ用誤り訂正検出方法及びコンピュータ・メモリ用 誤り検出回路 | |
| US5663969A (en) | Parity-based error detection in a memory controller | |
| US5452429A (en) | Error correction code on add-on cards for writing portions of data words | |
| EP0837392A1 (en) | A memory device with an error correction function | |
| US20040003336A1 (en) | Error detection/correction code which detects and corrects memory module/transmitter circuit failure | |
| US5768294A (en) | Memory implemented error detection and correction code capable of detecting errors in fetching data from a wrong address | |
| EP0096783A2 (en) | Method for storing data words in fault tolerant memory to recover uncorrectable errors | |
| EP0668561B1 (en) | A flexible ECC/parity bit architecture | |
| CA1291269C (en) | Efficient address test for large memories | |
| US5751745A (en) | Memory implemented error detection and correction code with address parity bits | |
| US4251863A (en) | Apparatus for correction of memory errors | |
| JPH0760413B2 (ja) | メモリ・システム | |
| WO1983001523A1 (en) | Error-correcting memory with low storage overhead and fast correction mechanism | |
| JP2004500623A (ja) | Ramモジュールにデータ語を記憶する方法と回路装置 | |
| JPH0548502B2 (enExample) | ||
| US5761221A (en) | Memory implemented error detection and correction code using memory modules | |
| JP2004521430A (ja) | メモリエラー処理のための方法及び回路装置 | |
| JPH06230990A (ja) | 符号誤りの識別、補正方法及び装置 | |
| JP2930239B2 (ja) | 記憶装置の障害検出方法及び記憶制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070827 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071105 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20100519 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100831 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101115 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101122 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110217 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110816 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111020 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111027 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20120508 |