JP2004193598A - 不揮発性半導体記憶装置及びその製造方法 - Google Patents
不揮発性半導体記憶装置及びその製造方法 Download PDFInfo
- Publication number
- JP2004193598A JP2004193598A JP2003397651A JP2003397651A JP2004193598A JP 2004193598 A JP2004193598 A JP 2004193598A JP 2003397651 A JP2003397651 A JP 2003397651A JP 2003397651 A JP2003397651 A JP 2003397651A JP 2004193598 A JP2004193598 A JP 2004193598A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- insulating film
- region
- film
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003397651A JP2004193598A (ja) | 2002-11-28 | 2003-11-27 | 不揮発性半導体記憶装置及びその製造方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002345456 | 2002-11-28 | ||
| JP2003397651A JP2004193598A (ja) | 2002-11-28 | 2003-11-27 | 不揮発性半導体記憶装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004193598A true JP2004193598A (ja) | 2004-07-08 |
| JP2004193598A5 JP2004193598A5 (enExample) | 2007-01-18 |
Family
ID=32774851
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003397651A Withdrawn JP2004193598A (ja) | 2002-11-28 | 2003-11-27 | 不揮発性半導体記憶装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2004193598A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006066702A (ja) * | 2004-08-27 | 2006-03-09 | Renesas Technology Corp | 半導体装置の製造方法 |
| JP2006121009A (ja) * | 2004-10-25 | 2006-05-11 | Renesas Technology Corp | 半導体記憶装置およびその製造方法 |
| JP2012069795A (ja) * | 2010-09-24 | 2012-04-05 | Lapis Semiconductor Co Ltd | 半導体集積回路装置の製造方法 |
| US20220148904A1 (en) * | 2017-08-14 | 2022-05-12 | Watlow Electric Manufacturing Company | Method for joining quartz pieces and quartz electrodes and other devices of joined quartz |
-
2003
- 2003-11-27 JP JP2003397651A patent/JP2004193598A/ja not_active Withdrawn
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006066702A (ja) * | 2004-08-27 | 2006-03-09 | Renesas Technology Corp | 半導体装置の製造方法 |
| JP2006121009A (ja) * | 2004-10-25 | 2006-05-11 | Renesas Technology Corp | 半導体記憶装置およびその製造方法 |
| JP2012069795A (ja) * | 2010-09-24 | 2012-04-05 | Lapis Semiconductor Co Ltd | 半導体集積回路装置の製造方法 |
| US20220148904A1 (en) * | 2017-08-14 | 2022-05-12 | Watlow Electric Manufacturing Company | Method for joining quartz pieces and quartz electrodes and other devices of joined quartz |
| US12020971B2 (en) * | 2017-08-14 | 2024-06-25 | Watlow Electric Manufacturing Company | Method for joining quartz pieces and quartz electrodes and other devices of joined quartz |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100383974C (zh) | 非易失性半导体存储器件及其制造方法 | |
| JP4659527B2 (ja) | 半導体装置の製造方法 | |
| US6885044B2 (en) | Arrays of nonvolatile memory cells wherein each cell has two conductive floating gates | |
| CN100446258C (zh) | 存储单元,存储单元装置和制造方法 | |
| US6903408B2 (en) | Flash memory cell with high programming efficiency by coupling from floating gate to sidewall | |
| US20090191681A1 (en) | Nor-type flash memory device with twin bit cell structure and method of fabricating the same | |
| CN100580934C (zh) | 非易失性半导体存储器件及其制造方法 | |
| CN100405582C (zh) | 电荷捕获存储器件及其制造方法 | |
| US20080158965A1 (en) | Operating method of non-volatile memory | |
| TWI784724B (zh) | 具有設置在字線閘上方之抹除閘的分離閘2位元非揮發性記憶體單元及其製造方法 | |
| US7294883B2 (en) | Nonvolatile memory cells with buried channel transistors | |
| CN101164169A (zh) | Nand闪存中阵列源极线的形成方法 | |
| US20050085029A1 (en) | Fabrication of gate dielectric in nonvolatile memories in which a memory cell has multiple floating gates | |
| JP2000286349A (ja) | 半導体装置およびその製造方法 | |
| US7271063B2 (en) | Method of forming FLASH cell array having reduced word line pitch | |
| KR20050030099A (ko) | 불휘발성 반도체 기억 장치 및 그 제조 방법 | |
| JP2006019570A (ja) | 不揮発性半導体記憶装置およびその製造方法 | |
| CN109994542A (zh) | 半导体器件及其制造方法 | |
| JP2004193598A (ja) | 不揮発性半導体記憶装置及びその製造方法 | |
| CN110364198A (zh) | 编码型快闪存储器及其制造方法 | |
| JP2007201244A (ja) | 半導体装置 | |
| JP3949749B2 (ja) | フラッシュメモリ装置及びその製造方法 | |
| US20050026364A1 (en) | Fabrication of dielectric for a nonvolatile memory cell having multiple floating gates | |
| JP2005251859A (ja) | 不揮発性半導体記憶装置 | |
| KR100798268B1 (ko) | 플래시 메모리 소자 및 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061124 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061124 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20061124 |
|
| A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20090820 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090901 |