JP2004096750A - バイアス電流補償を有する電流モード論理回路系 - Google Patents

バイアス電流補償を有する電流モード論理回路系 Download PDF

Info

Publication number
JP2004096750A
JP2004096750A JP2003299973A JP2003299973A JP2004096750A JP 2004096750 A JP2004096750 A JP 2004096750A JP 2003299973 A JP2003299973 A JP 2003299973A JP 2003299973 A JP2003299973 A JP 2003299973A JP 2004096750 A JP2004096750 A JP 2004096750A
Authority
JP
Japan
Prior art keywords
current
circuit
logic
bias
switching speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2003299973A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004096750A5 (enExample
Inventor
Benny W Lai
ベニー　ダブリュウ．　レイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Publication of JP2004096750A publication Critical patent/JP2004096750A/ja
Publication of JP2004096750A5 publication Critical patent/JP2004096750A5/ja
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Amplifiers (AREA)
JP2003299973A 2002-09-03 2003-08-25 バイアス電流補償を有する電流モード論理回路系 Withdrawn JP2004096750A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/233,715 US6762624B2 (en) 2002-09-03 2002-09-03 Current mode logic family with bias current compensation

Publications (2)

Publication Number Publication Date
JP2004096750A true JP2004096750A (ja) 2004-03-25
JP2004096750A5 JP2004096750A5 (enExample) 2007-01-25

Family

ID=28791680

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003299973A Withdrawn JP2004096750A (ja) 2002-09-03 2003-08-25 バイアス電流補償を有する電流モード論理回路系

Country Status (3)

Country Link
US (1) US6762624B2 (enExample)
JP (1) JP2004096750A (enExample)
GB (2) GB2393596B (enExample)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007324799A (ja) * 2006-05-31 2007-12-13 Nec Electronics Corp 出力回路および半導体集積回路装置
US7429874B2 (en) 2005-11-15 2008-09-30 Electronics And Telecommunications Research Institute Replica bias circuit
US7759992B2 (en) 2006-03-30 2010-07-20 Nec Corporation CML circuit and clock distribution circuit
JP2015065687A (ja) * 2014-11-26 2015-04-09 富士通株式会社 信号整形回路
WO2016199522A1 (ja) * 2015-06-12 2016-12-15 ザインエレクトロニクス株式会社 信号伝達回路及び発振回路

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6946918B2 (en) * 2002-01-16 2005-09-20 Oki Electric Industry Co., Ltd. Differential voltage to current converter having transistors of different sizes
US7355451B2 (en) * 2004-07-23 2008-04-08 Agere Systems Inc. Common-mode shifting circuit for CML buffers
US7626422B2 (en) * 2004-10-08 2009-12-01 Samsung Electronics Co., Ltd. Output driver and method thereof
US7187212B1 (en) * 2004-10-26 2007-03-06 National Semiconductor Corporation System and method for providing a fast turn on bias circuit for current mode logic transmitters
US7268623B2 (en) * 2004-12-10 2007-09-11 Electronics And Telecommunications Research Institute Low voltage differential signal driver circuit and method for controlling the same
US7417574B2 (en) * 2004-12-13 2008-08-26 Texas Instruments Incorporated Efficient amplifier sharing in a multi-stage analog to digital converter
US7750693B2 (en) * 2007-06-05 2010-07-06 O2Micro, Inc. Frequency divider including latch circuits
JP4384207B2 (ja) * 2007-06-29 2009-12-16 株式会社東芝 半導体集積回路
US20090054004A1 (en) * 2007-08-20 2009-02-26 Zerog Wireless, Inc., Delaware Corporation Biasing for Stacked Circuit Configurations
JP2009251573A (ja) * 2008-04-11 2009-10-29 Hitachi Displays Ltd 表示装置
US8339176B2 (en) * 2008-05-30 2012-12-25 Infineon Technologies Ag System and method for providing a low-power self-adjusting reference current for floating supply stages
US7915950B2 (en) * 2008-06-20 2011-03-29 Conexant Systems, Inc. Method and algorithm of high precision on-chip global biasing using integrated resistor calibration circuits
US7961057B2 (en) * 2008-08-28 2011-06-14 Mediatek Singapore Pte Ltd Voltage controlled oscillator
US7679420B1 (en) * 2008-08-28 2010-03-16 Micrel, Incorporated Slew rate controlled level shifter with reduced quiescent current
US8633732B2 (en) * 2009-03-02 2014-01-21 Mitsubishi Electric Research Laboratories, Inc. Circuits for soft logical functions
US8458114B2 (en) * 2009-03-02 2013-06-04 Analog Devices, Inc. Analog computation using numerical representations with uncertainty
TW201037529A (en) 2009-03-02 2010-10-16 David Reynolds Belief propagation processor
US9048830B2 (en) 2009-03-02 2015-06-02 David Reynolds Circuits for soft logical functions
GB2473181B (en) * 2009-07-24 2016-07-13 Texas Instruments Ltd Improved cml to cmos converter
US8972831B2 (en) 2010-01-11 2015-03-03 Analog Devices, Inc. Belief propagation processor
US9047153B2 (en) 2010-02-22 2015-06-02 Analog Devices, Inc. Selective delay of data receipt in stochastic computation
WO2011103565A1 (en) 2010-02-22 2011-08-25 Lyric Semiconductor, Inc. Mixed signal stochastic belief propagation
TWI491180B (zh) * 2010-09-08 2015-07-01 Mstar Semiconductor Inc 具高輸出電壓的低電壓傳輸裝置
CN102402239B (zh) * 2010-09-15 2014-02-19 晨星软件研发(深圳)有限公司 具高输出电压的低电压传输装置
KR101183628B1 (ko) * 2010-12-09 2012-09-18 에스케이하이닉스 주식회사 반도체 장치 및 그 동작방법
US8847628B1 (en) * 2012-09-29 2014-09-30 Integrated Device Technology Inc. Current mode logic circuits with automatic sink current adjustment
US8760190B1 (en) 2012-12-05 2014-06-24 Lsi Corporation External component-less PVT compensation scheme for IO buffers
US9401643B1 (en) * 2015-03-10 2016-07-26 International Business Machines Corporation Bias-temperature induced damage mitigation circuit
US9319041B1 (en) * 2015-04-08 2016-04-19 Global Unichip Corporation Squelch detector
CN107370463B (zh) * 2017-06-15 2023-09-01 西安华泰半导体科技有限公司 一种基于背栅效应与沟道长度调制效应的失调自校正运放

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4145623A (en) 1977-10-04 1979-03-20 Burroughs Corporation Current mode logic compatible emitter function type logic family
US5197033A (en) * 1986-07-18 1993-03-23 Hitachi, Ltd. Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions
US5041747A (en) * 1986-07-23 1991-08-20 Tandem Computers Incorporated Delay regulation circuit
US5065055A (en) * 1990-12-20 1991-11-12 Sun Microsystems, Inc. Method and apparatus for high-speed bi-CMOS differential amplifier with controlled output voltage swing
US5124580A (en) * 1991-04-30 1992-06-23 Microunity Systems Engineering, Inc. BiCMOS logic gate having linearly operated load FETs
JP3288727B2 (ja) * 1991-05-24 2002-06-04 株式会社東芝 出力回路
DE4337511A1 (de) * 1993-11-03 1995-05-04 Siemens Ag Inverterstufe
WO1996010865A1 (en) * 1994-10-03 1996-04-11 Motorola Inc. Method and apparatus for providing a low voltage level shift
JP3557275B2 (ja) * 1995-03-29 2004-08-25 株式会社ルネサステクノロジ 半導体集積回路装置及びマイクロコンピュータ
US5684429A (en) * 1995-09-14 1997-11-04 Ncr Corporation CMOS gigabit serial link differential transmitter and receiver
US5909127A (en) * 1995-12-22 1999-06-01 International Business Machines Corporation Circuits with dynamically biased active loads
GB9707349D0 (en) 1997-04-11 1997-05-28 Univ Waterloo A dynamic current mode logic family
US5889431A (en) * 1997-06-26 1999-03-30 The Aerospace Corporation Current mode transistor circuit method
US5973526A (en) * 1997-12-19 1999-10-26 Intel Corporation Compensating a characteristic of a circuit
US6094074A (en) * 1998-07-16 2000-07-25 Seiko Epson Corporation High speed common mode logic circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7429874B2 (en) 2005-11-15 2008-09-30 Electronics And Telecommunications Research Institute Replica bias circuit
US7759992B2 (en) 2006-03-30 2010-07-20 Nec Corporation CML circuit and clock distribution circuit
JP2007324799A (ja) * 2006-05-31 2007-12-13 Nec Electronics Corp 出力回路および半導体集積回路装置
JP2015065687A (ja) * 2014-11-26 2015-04-09 富士通株式会社 信号整形回路
WO2016199522A1 (ja) * 2015-06-12 2016-12-15 ザインエレクトロニクス株式会社 信号伝達回路及び発振回路

Also Published As

Publication number Publication date
GB2393596A (en) 2004-03-31
GB2419050A (en) 2006-04-12
US20040041593A1 (en) 2004-03-04
US6762624B2 (en) 2004-07-13
GB0526002D0 (en) 2006-02-01
GB0320078D0 (en) 2003-10-01
GB2393596B (en) 2006-07-26
GB2419050B (en) 2006-07-26

Similar Documents

Publication Publication Date Title
JP2004096750A (ja) バイアス電流補償を有する電流モード論理回路系
US8115559B2 (en) Oscillator for providing a constant oscillation signal, and a signal processing device including the oscillator
US5847586A (en) Enhanced power-on-reset/low voltage detection circuit
US6759875B2 (en) Voltage controlled oscillation circuit
US6466078B1 (en) Reduced static phase error CMOS PLL charge pump
US5412349A (en) PLL clock generator integrated with microprocessor
US7633351B2 (en) Differential ring oscillator
US7830200B2 (en) High voltage tolerant bias circuit with low voltage transistors
US8164366B2 (en) Locked loops, bias generators, charge pumps and methods for generating control voltages
US7061307B2 (en) Current mirror compensation circuit and method
US11630161B1 (en) Flexible circuit for droop detection
US6806692B2 (en) Voltage down converter
US4532467A (en) CMOS Circuits with parameter adapted voltage regulator
US20050264336A1 (en) Differential type delay cells and methods of operating the same
US5744990A (en) Enhanced power-on-reset/low voltage detection circuit
KR100308255B1 (ko) 저전원전압 반도체 장치의 기준전압 발생회로 및 방법
US6686788B2 (en) Delay circuit of clock synchronization device using delay cells having wide delay range
US6747520B1 (en) Limit swing charge pump and method thereof
US4810909A (en) Amplifier circuit having high-speed raising time
US7385437B2 (en) Digitally tunable high-current current reference with high PSRR
US20240361796A1 (en) Reference voltage generator circuit and semiconductor integrated circuit
US20060170477A1 (en) Semiconductor integrated circuit having output circuit
US20050110583A1 (en) Reference voltage generator for logic elements providing stable and predefined gate propagation time
US12413234B2 (en) Phase locked loop circuit and semiconductor device including the same
KR20040091276A (ko) 전압-전류변환기 및 그를 이용한 셀프-오실레이터

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060629

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060815

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060815

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20060815

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061130

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20070501