JP2004087533A - 半導体装置の製造方法およびそれに使用されるボンディング装置 - Google Patents

半導体装置の製造方法およびそれに使用されるボンディング装置 Download PDF

Info

Publication number
JP2004087533A
JP2004087533A JP2002242593A JP2002242593A JP2004087533A JP 2004087533 A JP2004087533 A JP 2004087533A JP 2002242593 A JP2002242593 A JP 2002242593A JP 2002242593 A JP2002242593 A JP 2002242593A JP 2004087533 A JP2004087533 A JP 2004087533A
Authority
JP
Japan
Prior art keywords
bonding
chip
head
carrier
axis robot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002242593A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004087533A5 (enExample
Inventor
Ryuichi Takano
高野 隆一
Yukio Tani
谷 由貴夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Renesas Eastern Japan Semiconductor Inc
Original Assignee
Renesas Technology Corp
Hitachi Tokyo Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp, Hitachi Tokyo Electronics Co Ltd filed Critical Renesas Technology Corp
Priority to JP2002242593A priority Critical patent/JP2004087533A/ja
Publication of JP2004087533A publication Critical patent/JP2004087533A/ja
Publication of JP2004087533A5 publication Critical patent/JP2004087533A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Wire Bonding (AREA)
JP2002242593A 2002-08-22 2002-08-22 半導体装置の製造方法およびそれに使用されるボンディング装置 Pending JP2004087533A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002242593A JP2004087533A (ja) 2002-08-22 2002-08-22 半導体装置の製造方法およびそれに使用されるボンディング装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002242593A JP2004087533A (ja) 2002-08-22 2002-08-22 半導体装置の製造方法およびそれに使用されるボンディング装置

Publications (2)

Publication Number Publication Date
JP2004087533A true JP2004087533A (ja) 2004-03-18
JP2004087533A5 JP2004087533A5 (enExample) 2005-11-04

Family

ID=32051636

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002242593A Pending JP2004087533A (ja) 2002-08-22 2002-08-22 半導体装置の製造方法およびそれに使用されるボンディング装置

Country Status (1)

Country Link
JP (1) JP2004087533A (enExample)

Similar Documents

Publication Publication Date Title
US5427301A (en) Ultrasonic flip chip process and apparatus
CN104471593B (zh) 功能嵌体的制造方法
JP2005032910A (ja) 半導体装置の製造方法およびそれに用いられる半導体製造装置
US20070296445A1 (en) Semiconductor Chip Flipping Assembly and Apparatus For Bonding Semiconductor Chip Using The Same
JP2019054209A (ja) 半導体製造装置、半導体装置の製造方法およびコレット
JP6717630B2 (ja) 電子部品の実装装置
US7281322B2 (en) Component mounting method
US7290331B2 (en) Component mounting apparatus and component mounting method
JP4780858B2 (ja) 半導体装置の製造方法
CN101882586B (zh) 一种集成电路芯片的贴装方法
US11145617B2 (en) Semiconductor structure
JPH10150069A (ja) 半導体パッケージ及びその製造方法
JP2004087533A (ja) 半導体装置の製造方法およびそれに使用されるボンディング装置
JP2017139365A (ja) 半導体パッケージの製造方法
JP3995559B2 (ja) 半導体装置の製造方法およびそれに使用されるボンディング装置
CN1259705C (zh) 祼芯片安装方法及安装系统
JP2020074483A (ja) 電子部品の実装装置
JPH06310569A (ja) 半導体素子のフェースダウンボンディング法
KR100671028B1 (ko) 반도체 칩 본딩 방법
KR100709129B1 (ko) 플립 칩 패키지 제조 방법
JP2002261195A (ja) 半導体装置の形成方法及びボールマウント装置
JP2002368019A (ja) 半導体装置の製造方法
US20020050059A1 (en) Chip feed device and method of feeding semiconductor chips
JP3367513B2 (ja) 電子部品
JP3367512B2 (ja) メモリ素子

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050812

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050812

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20050812

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070515

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070712

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070807

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20071204