JP2004054585A5 - - Google Patents

Download PDF

Info

Publication number
JP2004054585A5
JP2004054585A5 JP2002211060A JP2002211060A JP2004054585A5 JP 2004054585 A5 JP2004054585 A5 JP 2004054585A5 JP 2002211060 A JP2002211060 A JP 2002211060A JP 2002211060 A JP2002211060 A JP 2002211060A JP 2004054585 A5 JP2004054585 A5 JP 2004054585A5
Authority
JP
Japan
Prior art keywords
instruction
code
decoding
unit
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002211060A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004054585A (ja
JP3856737B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002211060A priority Critical patent/JP3856737B2/ja
Priority claimed from JP2002211060A external-priority patent/JP3856737B2/ja
Priority to US10/443,768 priority patent/US7487338B2/en
Publication of JP2004054585A publication Critical patent/JP2004054585A/ja
Publication of JP2004054585A5 publication Critical patent/JP2004054585A5/ja
Application granted granted Critical
Publication of JP3856737B2 publication Critical patent/JP3856737B2/ja
Priority to US11/976,568 priority patent/US20080082800A1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002211060A 2002-07-19 2002-07-19 データ処理装置 Expired - Fee Related JP3856737B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002211060A JP3856737B2 (ja) 2002-07-19 2002-07-19 データ処理装置
US10/443,768 US7487338B2 (en) 2002-07-19 2003-05-23 Data processor for modifying and executing operation of instruction code according to the indication of other instruction code
US11/976,568 US20080082800A1 (en) 2002-07-19 2007-10-25 Data processor for modifying and executing operation of instruction code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002211060A JP3856737B2 (ja) 2002-07-19 2002-07-19 データ処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2006221496A Division JP2006302324A (ja) 2006-08-15 2006-08-15 データ処理装置

Publications (3)

Publication Number Publication Date
JP2004054585A JP2004054585A (ja) 2004-02-19
JP2004054585A5 true JP2004054585A5 (https=) 2005-10-27
JP3856737B2 JP3856737B2 (ja) 2006-12-13

Family

ID=30437579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002211060A Expired - Fee Related JP3856737B2 (ja) 2002-07-19 2002-07-19 データ処理装置

Country Status (2)

Country Link
US (2) US7487338B2 (https=)
JP (1) JP3856737B2 (https=)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007001137B4 (de) * 2006-02-14 2016-05-04 Robert Bosch Gmbh Gateway zum automatischen Routen von Nachrichten zwischen Bussen
US8884972B2 (en) * 2006-05-25 2014-11-11 Qualcomm Incorporated Graphics processor with arithmetic and elementary function units
US7681022B2 (en) * 2006-07-25 2010-03-16 Qualcomm Incorporated Efficient interrupt return address save mechanism
JP2008027341A (ja) * 2006-07-25 2008-02-07 Matsushita Electric Ind Co Ltd 命令セットおよび情報処理装置
JP5358315B2 (ja) * 2009-06-24 2013-12-04 本田技研工業株式会社 並列計算装置
JP5471082B2 (ja) * 2009-06-30 2014-04-16 富士通株式会社 演算処理装置および演算処理装置の制御方法
JP2011028543A (ja) * 2009-07-27 2011-02-10 Renesas Electronics Corp 情報処理システム及びその情報処理方法
US8872889B2 (en) * 2010-01-14 2014-10-28 Innovmetric Logiciels Inc. Synchronization of the orientation of a 3D measurement device and the orientation of an intelligent guidance device
US8756582B2 (en) * 2011-08-22 2014-06-17 International Business Machines Corporation Tracking a programs calling context using a hybrid code signature
US8612959B2 (en) 2011-10-03 2013-12-17 International Business Machines Corporation Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization
US9354874B2 (en) 2011-10-03 2016-05-31 International Business Machines Corporation Scalable decode-time instruction sequence optimization of dependent instructions
US9329869B2 (en) 2011-10-03 2016-05-03 International Business Machines Corporation Prefix computer instruction for compatibily extending instruction functionality
US9286072B2 (en) 2011-10-03 2016-03-15 International Business Machines Corporation Using register last use infomation to perform decode-time computer instruction optimization
US8615745B2 (en) 2011-10-03 2013-12-24 International Business Machines Corporation Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization
US9690583B2 (en) 2011-10-03 2017-06-27 International Business Machines Corporation Exploiting an architected list-use operand indication in a computer system operand resource pool
US9697002B2 (en) 2011-10-03 2017-07-04 International Business Machines Corporation Computer instructions for activating and deactivating operands
US8756591B2 (en) 2011-10-03 2014-06-17 International Business Machines Corporation Generating compiled code that indicates register liveness
US10078515B2 (en) 2011-10-03 2018-09-18 International Business Machines Corporation Tracking operand liveness information in a computer system and performing function based on the liveness information
US9015835B2 (en) * 2013-06-23 2015-04-21 Intel Corporation Systems and methods for procedure return address verification
US10761852B2 (en) 2015-09-30 2020-09-01 International Business Machines Corporation Extending data range addressing
US10394568B2 (en) 2015-09-30 2019-08-27 International Business Machines Corporation Exception handling for applications with prefix instructions
US9870305B2 (en) 2015-09-30 2018-01-16 International Business Machines Corporation Debugging of prefixed code
US10877759B2 (en) 2015-09-30 2020-12-29 International Business Machines Corporation Managing the capture of information in applications with prefix instructions
CN106406163B (zh) * 2016-08-17 2019-03-08 中国电子科技集团公司第四十一研究所 一种高效的仪器程控实现方法
CN113614690B (zh) * 2019-04-01 2024-10-11 华为技术有限公司 一种指令集的执行方法和计算装置
RU2748574C1 (ru) * 2020-07-14 2021-05-27 Закрытое акционерное общество "Институт телекоммуникаций" Способ распределения информационных потоков в пакетной радиосети и управляемый модульный маршрутизатор для его осуществления
US11599417B2 (en) * 2021-01-14 2023-03-07 Changxin Memory Technologies, Inc. Error correction system
KR102673257B1 (ko) 2021-01-14 2024-06-05 창신 메모리 테크놀로지즈 아이엔씨 비교 시스템
CN116048239A (zh) * 2023-01-10 2023-05-02 鼎道智芯(上海)半导体有限公司 一种控制方法及芯片

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4814237B1 (https=) 1970-10-01 1973-05-04
JPS6065342A (ja) 1983-09-20 1985-04-15 Fujitsu Ltd マイクロコンピユ−タ
JPH03116230A (ja) 1989-06-21 1991-05-17 Oki Micro Design Miyazaki:Kk マイクロコンピュータの命令拡張方法
JPH04319729A (ja) 1991-04-19 1992-11-10 Matsushita Electric Ind Co Ltd マイクロコンピュータ
JP3711422B2 (ja) 1995-12-20 2005-11-02 セイコーエプソン株式会社 情報処理回路
US5706514A (en) * 1996-03-04 1998-01-06 Compaq Computer Corporation Distributed execution of mode mismatched commands in multiprocessor computer systems
JP3701401B2 (ja) * 1996-08-12 2005-09-28 株式会社ルネサステクノロジ 飽和演算命令を有するマイクロプロセッサ
JPH1091430A (ja) 1996-09-13 1998-04-10 Matsushita Electric Ind Co Ltd 命令解読装置
US6484253B1 (en) 1997-01-24 2002-11-19 Mitsubishi Denki Kabushiki Kaisha Data processor
JP3789583B2 (ja) 1997-02-19 2006-06-28 株式会社ルネサステクノロジ データ処理装置
IL135953A0 (en) * 1997-11-07 2001-05-20 Bops Inc Methods and apparatus for efficient synchronous mimd operations with ivliw pe-to-pe communication
US6272616B1 (en) * 1998-06-17 2001-08-07 Agere Systems Guardian Corp. Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths
US6240506B1 (en) * 1998-10-02 2001-05-29 Advanced Micro Devices, Inc. Expanding instructions with variable-length operands to a fixed length
US6415376B1 (en) * 2000-06-16 2002-07-02 Conexant Sytems, Inc. Apparatus and method for issue grouping of instructions in a VLIW processor
JP3760093B2 (ja) 2000-11-29 2006-03-29 株式会社ルネサステクノロジ マイクロコンピュータ

Similar Documents

Publication Publication Date Title
JP2004054585A5 (https=)
TWI842911B (zh) 用於存取矩陣運算元的多變數跨步讀取操作
FI3779681T3 (fi) Kiihdytin harvan-tiheän matriisin kertomista varten
JP6163171B2 (ja) ソート加速プロセッサ、方法、システムおよび命令
FI3938890T3 (fi) Arkkitehtuuri lohkon harvoja operaatioita varten systolisessa järjestelyssä
FI4099168T3 (fi) Laskentaoptimoinnit alhaisen tarkkuuden koneoppimistoimintoja varten
CN107533460B (zh) 紧缩有限冲激响应（fir）滤波处理器、方法、系统和指令
KR101851439B1 (ko) 충돌 검출을 수행하고, 레지스터의 콘텐츠를 다른 레지스터의 데이터 구성요소 위치들로 브로드캐스트하기 위한 시스템들, 장치들 및 방법들
DE602007005790D1 (de) Datenverarbeitungseinheit für Anweisungen in geschachtelten Schleifen
JP2003510682A5 (https=)
CN103109261B (zh) 用于通用逻辑操作的方法和设备
KR20140113580A (ko) 연산 마스크들의 마스킹되지 않는 요소들을 통합하기 위한 프로세서들, 방법들, 시스템들, 및 명령어들
JP2013543175A5 (https=)
JP2016511470A5 (https=)
JP2005332361A5 (https=)
CN109582278B (zh) 用于有符号字的双复数与复共轭乘法的系统、装置和方法
JP2017016712A5 (ja) 方法、プロセッサ、及び、システム
JP2014510351A5 (https=)
US8095775B1 (en) Instruction pointers in very long instruction words
KR950033813A (ko) 데이타처리장치
JP2019101543A (ja) プロセッサ及びパイプライン処理方法
IL256403A (en) Array query length instruction
JP5107892B2 (ja) 間接レジスタ読み取り及び書込み動作
US12223324B2 (en) Methods and apparatus for providing mask register optimization for vector operations
WO2004034252A3 (en) Vliw processor with instruction address modification