JP2003229577A - 半導体装置の製造方法。 - Google Patents
半導体装置の製造方法。Info
- Publication number
- JP2003229577A JP2003229577A JP2002028978A JP2002028978A JP2003229577A JP 2003229577 A JP2003229577 A JP 2003229577A JP 2002028978 A JP2002028978 A JP 2002028978A JP 2002028978 A JP2002028978 A JP 2002028978A JP 2003229577 A JP2003229577 A JP 2003229577A
- Authority
- JP
- Japan
- Prior art keywords
- region
- oxide film
- trench
- semiconductor device
- element isolation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Element Separation (AREA)
- Thin Film Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002028978A JP2003229577A (ja) | 2002-02-06 | 2002-02-06 | 半導体装置の製造方法。 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002028978A JP2003229577A (ja) | 2002-02-06 | 2002-02-06 | 半導体装置の製造方法。 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003229577A true JP2003229577A (ja) | 2003-08-15 |
| JP2003229577A5 JP2003229577A5 (enExample) | 2005-07-14 |
Family
ID=27749963
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002028978A Pending JP2003229577A (ja) | 2002-02-06 | 2002-02-06 | 半導体装置の製造方法。 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2003229577A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6911379B2 (en) | 2003-03-05 | 2005-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming strained silicon on insulator substrate |
| US6949451B2 (en) * | 2003-03-10 | 2005-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | SOI chip with recess-resistant buried insulator and method of manufacturing the same |
| KR100674987B1 (ko) | 2005-08-09 | 2007-01-29 | 삼성전자주식회사 | 벌크 웨이퍼 기판에 형성된 트랜지스터의 구동 방법 |
| US7368334B2 (en) | 2003-04-04 | 2008-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-on-insulator chip with multiple crystal orientations |
| US7550355B2 (en) | 2005-08-29 | 2009-06-23 | Toshiba America Electronic Components, Inc. | Low-leakage transistor and manufacturing method thereof |
-
2002
- 2002-02-06 JP JP2002028978A patent/JP2003229577A/ja active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6911379B2 (en) | 2003-03-05 | 2005-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming strained silicon on insulator substrate |
| US6949451B2 (en) * | 2003-03-10 | 2005-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | SOI chip with recess-resistant buried insulator and method of manufacturing the same |
| US7372107B2 (en) | 2003-03-10 | 2008-05-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | SOI chip with recess-resistant buried insulator and method of manufacturing the same |
| US7368334B2 (en) | 2003-04-04 | 2008-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-on-insulator chip with multiple crystal orientations |
| US7704809B2 (en) | 2003-04-04 | 2010-04-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-on-insulator chip with multiple crystal orientations |
| KR100674987B1 (ko) | 2005-08-09 | 2007-01-29 | 삼성전자주식회사 | 벌크 웨이퍼 기판에 형성된 트랜지스터의 구동 방법 |
| US7550355B2 (en) | 2005-08-29 | 2009-06-23 | Toshiba America Electronic Components, Inc. | Low-leakage transistor and manufacturing method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5841306B2 (ja) | 半導体装置およびその製造方法 | |
| CN100539152C (zh) | 半导体结构及其形成方法 | |
| US7759215B2 (en) | Semiconductor device having STI without divot and its manufacture | |
| US7202123B1 (en) | Mesa isolation technology for extremely thin silicon-on-insulator semiconductor devices | |
| JP2003273206A (ja) | 半導体装置とその製造方法 | |
| US20080003776A1 (en) | Manufacture Method for Semiconductor Device Having Field Oxide Film | |
| JP3873771B2 (ja) | 半導体装置の製造方法 | |
| US7442620B2 (en) | Methods for forming a trench isolation structure with rounded corners in a silicon substrate | |
| KR101167204B1 (ko) | 반도체 장치 제조방법 | |
| JPH1174508A (ja) | 半導体装置及びその製造方法 | |
| US20030209760A1 (en) | Semiconductor integrated circuit and method of fabricating the same | |
| US7553741B2 (en) | Manufacturing method of semiconductor device | |
| US20080268589A1 (en) | Shallow trench divot control post | |
| US6391733B1 (en) | Method of doping semiconductor devices through a layer of dielectric material | |
| JP2003229577A (ja) | 半導体装置の製造方法。 | |
| KR100839894B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| KR20040005575A (ko) | 반도체 장치 및 그 제조 방법 | |
| TWI240375B (en) | Integrated circuit structure and method of fabrication | |
| JP2003273207A (ja) | 半導体装置の製造方法 | |
| JP3855638B2 (ja) | 半導体装置の製造方法 | |
| JP2004152851A (ja) | 半導体装置の製造方法 | |
| US7223698B1 (en) | Method of forming a semiconductor arrangement with reduced field-to active step height | |
| JP2001057382A (ja) | 半導体装置の製造方法 | |
| JP2007234740A (ja) | 半導体装置の製造方法 | |
| JP3966102B2 (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041119 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041119 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051017 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051025 |
|
| A521 | Written amendment |
Effective date: 20051129 Free format text: JAPANESE INTERMEDIATE CODE: A523 |
|
| A02 | Decision of refusal |
Effective date: 20060801 Free format text: JAPANESE INTERMEDIATE CODE: A02 |