JP2003015764A5 - - Google Patents

Download PDF

Info

Publication number
JP2003015764A5
JP2003015764A5 JP2001202552A JP2001202552A JP2003015764A5 JP 2003015764 A5 JP2003015764 A5 JP 2003015764A5 JP 2001202552 A JP2001202552 A JP 2001202552A JP 2001202552 A JP2001202552 A JP 2001202552A JP 2003015764 A5 JP2003015764 A5 JP 2003015764A5
Authority
JP
Japan
Prior art keywords
clock
delay
pulse
reset
delay time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001202552A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003015764A (ja
JP4005779B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2001202552A priority Critical patent/JP4005779B2/ja
Priority claimed from JP2001202552A external-priority patent/JP4005779B2/ja
Priority to US10/188,683 priority patent/US6822922B2/en
Priority to CNB021303754A priority patent/CN1224876C/zh
Publication of JP2003015764A publication Critical patent/JP2003015764A/ja
Publication of JP2003015764A5 publication Critical patent/JP2003015764A5/ja
Application granted granted Critical
Publication of JP4005779B2 publication Critical patent/JP4005779B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2001202552A 2001-07-03 2001-07-03 クロック同期回路 Expired - Fee Related JP4005779B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001202552A JP4005779B2 (ja) 2001-07-03 2001-07-03 クロック同期回路
US10/188,683 US6822922B2 (en) 2001-07-03 2002-07-02 Clock synchronous circuit
CNB021303754A CN1224876C (zh) 2001-07-03 2002-07-03 时钟同步电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001202552A JP4005779B2 (ja) 2001-07-03 2001-07-03 クロック同期回路

Publications (3)

Publication Number Publication Date
JP2003015764A JP2003015764A (ja) 2003-01-17
JP2003015764A5 true JP2003015764A5 (OSRAM) 2005-08-25
JP4005779B2 JP4005779B2 (ja) 2007-11-14

Family

ID=19039344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001202552A Expired - Fee Related JP4005779B2 (ja) 2001-07-03 2001-07-03 クロック同期回路

Country Status (3)

Country Link
US (1) US6822922B2 (OSRAM)
JP (1) JP4005779B2 (OSRAM)
CN (1) CN1224876C (OSRAM)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100956770B1 (ko) * 2007-12-10 2010-05-12 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
JP6399136B1 (ja) * 2017-03-31 2018-10-03 オムロン株式会社 制御装置、制御プログラム、および制御システム
TWI685200B (zh) 2018-08-10 2020-02-11 華邦電子股份有限公司 同步鏡延遲電路和同步鏡延遲操作方法
US11456729B1 (en) * 2021-03-26 2022-09-27 Analog Devices, Inc. Deskew cell for delay and pulse width adjustment

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3410922B2 (ja) * 1996-04-23 2003-05-26 株式会社東芝 クロック制御回路
JP3435335B2 (ja) * 1998-03-18 2003-08-11 株式会社東芝 クロック同期遅延制御回路及び外部クロックに同期した内部クロックを用いるデバイスを含む装置
JP2000235791A (ja) * 1999-02-15 2000-08-29 Toshiba Corp クロック同期遅延制御回路
JP2001014847A (ja) * 1999-06-30 2001-01-19 Toshiba Corp クロック同期回路
JP2002109880A (ja) * 2000-09-28 2002-04-12 Toshiba Corp クロック同期回路

Similar Documents

Publication Publication Date Title
JP4824662B2 (ja) 多数のバスのサイクルタイムを同期させる方法と装置及び対応するバスシステム
JP5401453B2 (ja) 半導体デバイスのためのクロック周波数調整
US6370200B1 (en) Delay adjusting device and method for plural transmission lines
JP2001014847A5 (OSRAM)
JP2005518018A5 (OSRAM)
EP0769783B1 (en) Synchronous semiconductor memory capable of saving a latency with a reduced circuit scale
EP1128271A1 (en) Method for the serial transfer of data between two electronic bus stations and bus station for use in said method
RU2003136261A (ru) Интерфейс управления температурой процессора
JP2003015764A5 (OSRAM)
KR100225717B1 (ko) 시리얼 데이터 전송 장치
JP2005157883A (ja) リセット回路
WO2014147705A1 (ja) 制御・監視信号伝送システム
CN210518362U (zh) 一种单线通信电路及通信系统
JP4387371B2 (ja) メモリ装置、その使用、および、データワードの同期方法
KR980005013A (ko) 동기 반도체 메모리 회로
CN117648271A (zh) 单线同步接口
TW511278B (en) Semiconductor integrated circuit
JPH11305812A (ja) 分散型ｃｐｕシステムの同期方法
JP4190217B2 (ja) クロック生成装置及びオーディオデータ処理装置
US7603541B2 (en) Array synchronization with counters
JP2004258888A (ja) 半導体集積回路
KR100622943B1 (ko) 자동적으로 타이밍 스펙 제어가 가능한 컨트롤러 및 그타이밍 스펙 제어방법
KR100293438B1 (ko) 시디엠에이 이동통신교환기의 프로세서간 직렬통신시 연속적인 데이터 프레임 생성장치
TW371344B (en) Circuit for generating internal column address suitable for burst mode
JP4438276B2 (ja) データ転送装置