JP2003007089A5 - - Google Patents

Download PDF

Info

Publication number
JP2003007089A5
JP2003007089A5 JP2002121654A JP2002121654A JP2003007089A5 JP 2003007089 A5 JP2003007089 A5 JP 2003007089A5 JP 2002121654 A JP2002121654 A JP 2002121654A JP 2002121654 A JP2002121654 A JP 2002121654A JP 2003007089 A5 JP2003007089 A5 JP 2003007089A5
Authority
JP
Japan
Prior art keywords
response
pipeline
dut
parameter
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002121654A
Other languages
English (en)
Japanese (ja)
Other versions
JP4194799B2 (ja
JP2003007089A (ja
Filing date
Publication date
Priority claimed from US09/842,433 external-priority patent/US6574764B2/en
Application filed filed Critical
Publication of JP2003007089A publication Critical patent/JP2003007089A/ja
Publication of JP2003007089A5 publication Critical patent/JP2003007089A5/ja
Application granted granted Critical
Publication of JP4194799B2 publication Critical patent/JP4194799B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2002121654A 2001-04-25 2002-04-24 被試験デバイスの試験中にエラーが生じた場合にテストプログラムのアルゴリズム制御のその時点の状態を回復する方法 Expired - Lifetime JP4194799B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/842433 2001-04-25
US09/842,433 US6574764B2 (en) 2001-04-25 2001-04-25 Algorithmically programmable memory tester with history FIFO's that aid in error analysis and recovery

Publications (3)

Publication Number Publication Date
JP2003007089A JP2003007089A (ja) 2003-01-10
JP2003007089A5 true JP2003007089A5 (enExample) 2005-09-29
JP4194799B2 JP4194799B2 (ja) 2008-12-10

Family

ID=25287279

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002121654A Expired - Lifetime JP4194799B2 (ja) 2001-04-25 2002-04-24 被試験デバイスの試験中にエラーが生じた場合にテストプログラムのアルゴリズム制御のその時点の状態を回復する方法

Country Status (6)

Country Link
US (1) US6574764B2 (enExample)
EP (2) EP1701359A1 (enExample)
JP (1) JP4194799B2 (enExample)
KR (1) KR100920277B1 (enExample)
DE (1) DE60219990T2 (enExample)
TW (1) TW583680B (enExample)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6763490B1 (en) * 2000-09-25 2004-07-13 Agilent Technologies, Inc. Method and apparatus for coordinating program execution in a site controller with pattern execution in a tester
US20030088810A1 (en) * 2001-11-02 2003-05-08 Sun Microsystems, Inc. Methods and apparatus for determining software component sizes associated with errors
US7117410B2 (en) * 2002-12-20 2006-10-03 Teradyne, Inc. Distributed failure analysis memory for automatic test equipment
JP4696911B2 (ja) * 2003-03-03 2011-06-08 株式会社ニコン 顕微鏡デジタル画像取得システム
US7039545B2 (en) * 2004-04-19 2006-05-02 Agilent Technologies, Inc. Apparatus, system and/or method for converting a serial test to a parallel test
US20050285612A1 (en) * 2004-06-23 2005-12-29 From Thirty Incorporated Apparatus for measuring DC parameters in a wafer burn-in system
JP2006275986A (ja) * 2005-03-30 2006-10-12 Advantest Corp 診断プログラム、切替プログラム、試験装置、および診断方法
US7528622B2 (en) * 2005-07-06 2009-05-05 Optimal Test Ltd. Methods for slow test time detection of an integrated circuit during parallel testing
DE102005048872A1 (de) * 2005-10-12 2007-04-26 Mühlbauer Ag Testkopfeinrichtung
US7536662B2 (en) * 2006-06-27 2009-05-19 Atrenta, Inc. Method for recognizing and verifying FIFO structures in integrated circuit designs
US8099583B2 (en) * 2006-08-23 2012-01-17 Axis Semiconductor, Inc. Method of and apparatus and architecture for real time signal processing by switch-controlled programmable processor configuring and flexible pipeline and parallel processing
US20090112548A1 (en) * 2007-10-30 2009-04-30 Conner George W A method for testing in a reconfigurable tester
US20090113245A1 (en) * 2007-10-30 2009-04-30 Teradyne, Inc. Protocol aware digital channel apparatus
US7792656B2 (en) * 2007-12-19 2010-09-07 Advantest Corporation Test apparatus
US8181003B2 (en) * 2008-05-29 2012-05-15 Axis Semiconductor, Inc. Instruction set design, control and communication in programmable microprocessor cores and the like
US8078833B2 (en) * 2008-05-29 2011-12-13 Axis Semiconductor, Inc. Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions
US8458536B2 (en) * 2008-07-17 2013-06-04 Marvell World Trade Ltd. Data recovery in solid state memory devices
US8527677B1 (en) 2010-06-25 2013-09-03 Altera Corporation Serial communications links with bonded first-in-first-out buffer circuitry
CN103163448B (zh) * 2011-12-16 2016-01-27 中国科学院微电子研究所 对现场可编程门阵列中查找表延迟故障进行检测的方法
US10268572B2 (en) * 2017-08-03 2019-04-23 Fujitsu Limited Interactive software program repair
US10565036B1 (en) 2019-02-14 2020-02-18 Axis Semiconductor, Inc. Method of synchronizing host and coprocessor operations via FIFO communication
CN116705137B (zh) * 2023-05-08 2024-04-02 深圳市晶存科技有限公司 固态硬盘的测试模式切换方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5062109A (en) * 1988-09-02 1991-10-29 Advantest Corporation Memory tester
US5067129A (en) * 1989-08-16 1991-11-19 International Business Machines Corp. Service processor tester
JP3700797B2 (ja) * 1996-08-09 2005-09-28 株式会社アドバンテスト メモリ試験装置
US5930735A (en) * 1997-04-30 1999-07-27 Credence Systems Corporation Integrated circuit tester including at least one quasi-autonomous test instrument
US6067648A (en) * 1998-03-02 2000-05-23 Tanisys Technology, Inc. Programmable pulse generator
EP0992907B1 (en) * 1998-10-06 2005-09-28 Texas Instruments Inc. Trace fifo management
US6233678B1 (en) * 1998-11-05 2001-05-15 Hewlett-Packard Company Method and apparatus for profiling of non-instrumented programs and dynamic processing of profile data
KR100308621B1 (ko) * 1998-11-19 2001-12-17 윤종용 반도체 메모리 장치를 위한 프로그램 가능한 내장 자기 테스트 시스템
US6320812B1 (en) * 2000-09-20 2001-11-20 Agilent Technologies, Inc. Error catch RAM for memory tester has SDRAM memory sets configurable for size and speed

Similar Documents

Publication Publication Date Title
JP2003007089A5 (enExample)
JP2006505798A5 (enExample)
CN106445800A (zh) 一种芯片验证的方法和装置
JP2006344223A5 (enExample)
CN113704044B (zh) 一种接口验证系统、方法及芯片
JP2009289374A5 (enExample)
JP2006514294A5 (enExample)
CN110347252A (zh) 马达激励信号生成方法、装置和计算机设备
CN110691314A (zh) 线性麦克风阵列性能测试方法及夹具
JP2019168517A5 (enExample)
CN111106979B (zh) 一种交换机阈值告警测试的方法和设备
US8904236B2 (en) High quality logic verification stress test generation using two-stage randomization
CN100517254C (zh) 数据线测试方法
CN117786769A (zh) 一种面向fpga芯片的硬件木马检测系统及方法
WO2004072848A3 (en) Method and apparatus for hazard detection and management in a pipelined digital processor
CN109362015A (zh) 音量测试方法、控制端设备、存储介质及音量测试系统
JP2007011579A5 (enExample)
CN113722928B (zh) 一种设备跌落的仿真方法及装置
CN114911217B (zh) 一种燃气轮机控制系统的智能测试方法及装置
CN114186396B (zh) 芯片的仿真测试方法、装置、设备及系统
JP2004045294A (ja) 構造物の損傷危険度判定システムおよびプログラム
TW202343243A (zh) 訊號異常檢測系統及其方法
JP2004178267A (ja) メモリ回路生成方法および装置、メモリ回路、回路モデル検証方法および装置、回路モデル生成方法および装置
TW201344684A (zh) 測試系統及其對電子裝置進行結構外形設計的方法
JP2004252981A (ja) 静的タイミング解析装置による低電圧スイングバスの解析方法