JP2002522827A5 - - Google Patents

Download PDF

Info

Publication number
JP2002522827A5
JP2002522827A5 JP2000564132A JP2000564132A JP2002522827A5 JP 2002522827 A5 JP2002522827 A5 JP 2002522827A5 JP 2000564132 A JP2000564132 A JP 2000564132A JP 2000564132 A JP2000564132 A JP 2000564132A JP 2002522827 A5 JP2002522827 A5 JP 2002522827A5
Authority
JP
Japan
Prior art keywords
snoop
node
requests
snoop requests
ordering buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000564132A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002522827A (ja
JP4414096B2 (ja
Filing date
Publication date
Priority claimed from US09/130,302 external-priority patent/US6112283A/en
Application filed filed Critical
Publication of JP2002522827A publication Critical patent/JP2002522827A/ja
Publication of JP2002522827A5 publication Critical patent/JP2002522827A5/ja
Application granted granted Critical
Publication of JP4414096B2 publication Critical patent/JP4414096B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2000564132A 1998-08-06 1999-07-27 多重プロセッサ・コンピュータ・システム用の順序外れスヌーピング Expired - Fee Related JP4414096B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/130,302 1998-08-06
US09/130,302 US6112283A (en) 1998-08-06 1998-08-06 Out-of-order snooping for multiprocessor computer systems
PCT/US1999/017040 WO2000008564A1 (en) 1998-08-06 1999-07-27 Out-of-order snooping for multiprocessor computer systems

Publications (3)

Publication Number Publication Date
JP2002522827A JP2002522827A (ja) 2002-07-23
JP2002522827A5 true JP2002522827A5 (enExample) 2006-08-31
JP4414096B2 JP4414096B2 (ja) 2010-02-10

Family

ID=22444049

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000564132A Expired - Fee Related JP4414096B2 (ja) 1998-08-06 1999-07-27 多重プロセッサ・コンピュータ・システム用の順序外れスヌーピング

Country Status (6)

Country Link
US (1) US6112283A (enExample)
JP (1) JP4414096B2 (enExample)
AU (1) AU5133799A (enExample)
DE (1) DE19983443B4 (enExample)
GB (1) GB2357867B (enExample)
WO (1) WO2000008564A1 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6377582B1 (en) * 1998-08-06 2002-04-23 Intel Corporation Decentralized ring arbitration for multiprocessor computer systems
US6574219B1 (en) * 1998-08-06 2003-06-03 Intel Corp Passive message ordering on a decentralized ring
US6848003B1 (en) * 1999-11-09 2005-01-25 International Business Machines Corporation Multi-node data processing system and communication protocol that route write data utilizing a destination ID obtained from a combined response
US6604162B1 (en) 2000-06-28 2003-08-05 Intel Corporation Snoop stall reduction on a microprocessor external bus
CN1901439B (zh) 2001-02-24 2011-04-20 国际商业机器公司 用于高速信令的数据捕获技术
US20030115402A1 (en) * 2001-11-16 2003-06-19 Fredrik Dahlgren Multiprocessor system
JP2003271574A (ja) 2002-03-14 2003-09-26 Hitachi Ltd 共有メモリ型マルチプロセッサシステムにおけるデータ通信方法
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US7069362B2 (en) * 2003-05-12 2006-06-27 International Business Machines Corporation Topology for shared memory computer system
US7644237B1 (en) * 2003-06-23 2010-01-05 Mips Technologies, Inc. Method and apparatus for global ordering to insure latency independent coherence
US7551564B2 (en) * 2004-05-28 2009-06-23 Intel Corporation Flow control method and apparatus for single packet arrival on a bidirectional ring interconnect
US7360008B2 (en) * 2004-12-30 2008-04-15 Intel Corporation Enforcing global ordering through a caching bridge in a multicore multiprocessor system
US20060176890A1 (en) * 2005-02-10 2006-08-10 International Business Machines Corporation Data processing system, method and interconnect fabric for improved communication in a data processing system
US7451231B2 (en) * 2005-02-10 2008-11-11 International Business Machines Corporation Data processing system, method and interconnect fabric for synchronized communication in a data processing system
US7707387B2 (en) * 2005-06-01 2010-04-27 Microsoft Corporation Conditional execution via content addressable memory and parallel computing execution model
US7451297B2 (en) 2005-06-01 2008-11-11 Microsoft Corporation Computing system and method that determines current configuration dependent on operand input from another configuration
US7793040B2 (en) 2005-06-01 2010-09-07 Microsoft Corporation Content addressable memory architecture
JP4680851B2 (ja) * 2006-08-18 2011-05-11 富士通株式会社 システムコントローラ，同一アドレスリクエストキューイング防止方法および情報処理装置
JP4912789B2 (ja) * 2006-08-18 2012-04-11 富士通株式会社 マルチプロセッサシステム，システムボードおよびキャッシュリプレース要求処理方法
CN101821717A (zh) 2007-10-18 2010-09-01 Nxp股份有限公司 采用高速缓存一致性负荷测试控制的电路和方法
WO2012077169A1 (ja) * 2010-12-06 2012-06-14 富士通株式会社 情報処理システムおよび情報送信方法
US8635411B2 (en) * 2011-07-18 2014-01-21 Arm Limited Data processing apparatus and method for managing coherency of cached data
JP6003607B2 (ja) * 2012-12-14 2016-10-05 富士通株式会社 サーバ装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5025365A (en) * 1988-11-14 1991-06-18 Unisys Corporation Hardware implemented cache coherency protocol with duplicated distributed directories for high-performance multiprocessors
US5018063A (en) * 1988-12-05 1991-05-21 International Business Machines Corporation Method for reducing cross-interrogate delays in a multiprocessor system
US5715428A (en) * 1994-02-28 1998-02-03 Intel Corporation Apparatus for maintaining multilevel cache hierarchy coherency in a multiprocessor computer system
US5682516A (en) * 1994-03-01 1997-10-28 Intel Corporation Computer system that maintains system wide cache coherency during deferred communication transactions
US5751986A (en) * 1994-03-01 1998-05-12 Intel Corporation Computer system with self-consistent ordering mechanism
US5623628A (en) * 1994-03-02 1997-04-22 Intel Corporation Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue
US5604450A (en) * 1995-07-27 1997-02-18 Intel Corporation High speed bidirectional signaling scheme
US5881303A (en) * 1996-07-01 1999-03-09 Sun Microsystems, Inc. Multiprocessing system configured to perform prefetch coherency activity with separate reissue queue for each processing subnode

Similar Documents

Publication Publication Date Title
JP2002522827A5 (enExample)
WO2003036485A3 (en) System and method for caching dram using an egress buffer
WO2000008564A8 (en) Out-of-order snooping for multiprocessor computer systems
JP2004536637A5 (enExample)
WO2001080037A3 (en) Methods and systems for using names in virtual networks
MY124353A (en) Non-uniform memory access [numa] data processing system that speculatively issues requests on a node interconnect
DE69934226D1 (de) TCP/IP/PPP Modem
CN108234630A (zh) 基于分布式一致性协议实现的数据读取方法及装置
DE50203884D1 (de) Bussystem aus wenigstens zwei datenbussen
WO2002047401A3 (en) Method of receiving specific information at a mobile terminal
DE602004003467D1 (de) Sicherungs-firmware in einem verteilten system
EP1510930A3 (en) Memory interface system and method
JPH10187534A5 (enExample)
GB2416055A (en) A method and apparatus to improve multi-CPU system performance for accesses to memory
WO2000052574A3 (en) Method and system for data processing by proxy
TW200644525A (en) Method and apparatus for efficiently expanding a P2P network
WO2003025764A3 (en) Method and apparatus for transmitting data over a network
WO2005020494A3 (en) Method and apparatus for providing interprocessor communications using shared memory
NL1009451A1 (nl) Serieël interface-circuit en een daarvan gebruikmakende signaalverwerkingswerkwijze.
WO2004010279A3 (en) Method, system, and program for returning data to read requests received over a bus
DE60028992D1 (de) Leistungssteuerungsverfahren für ein rechnersystem mit einer knotenpunktarchitektur
US11741028B1 (en) Efficiently striping ordered PCIe writes across multiple socket-to-socket links
US20140156892A1 (en) Method, system, and apparatus for link latency management
ATE332059T1 (de) Bildpuffer mit mehreren zugriffsmoden
WO2005041047A3 (en) Method and apparatus for efficient ordered stores over an interconnection network