JPH10187534A5 - - Google Patents

Info

Publication number
JPH10187534A5
JPH10187534A5 JP1997264327A JP26432797A JPH10187534A5 JP H10187534 A5 JPH10187534 A5 JP H10187534A5 JP 1997264327 A JP1997264327 A JP 1997264327A JP 26432797 A JP26432797 A JP 26432797A JP H10187534 A5 JPH10187534 A5 JP H10187534A5
Authority
JP
Japan
Prior art keywords
memory
order
timestamps
agent
arbitrator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1997264327A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10187534A (ja
JP4112050B2 (ja
Filing date
Publication date
Priority claimed from US08/720,330 external-priority patent/US5930822A/en
Application filed filed Critical
Publication of JPH10187534A publication Critical patent/JPH10187534A/ja
Publication of JPH10187534A5 publication Critical patent/JPH10187534A5/ja
Application granted granted Critical
Publication of JP4112050B2 publication Critical patent/JP4112050B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP26432797A 1996-09-27 1997-09-29 コヒーレントメモリシステムにおいて強い順序づけを維持する方法およびシステム Expired - Fee Related JP4112050B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US720330 1985-04-05
US08/720,330 US5930822A (en) 1996-09-27 1996-09-27 Method and system for maintaining strong ordering in a coherent memory system

Publications (3)

Publication Number Publication Date
JPH10187534A JPH10187534A (ja) 1998-07-21
JPH10187534A5 true JPH10187534A5 (enExample) 2005-06-16
JP4112050B2 JP4112050B2 (ja) 2008-07-02

Family

ID=24893596

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26432797A Expired - Fee Related JP4112050B2 (ja) 1996-09-27 1997-09-29 コヒーレントメモリシステムにおいて強い順序づけを維持する方法およびシステム

Country Status (2)

Country Link
US (1) US5930822A (enExample)
JP (1) JP4112050B2 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9092595B2 (en) 1997-10-08 2015-07-28 Pact Xpp Technologies Ag Multiprocessor having associated RAM units
JP2002500395A (ja) * 1997-12-24 2002-01-08 クリエイティブ、テクノロジー、リミテッド 最適な多チャネル記憶制御システム
US6587931B1 (en) * 1997-12-31 2003-07-01 Unisys Corporation Directory-based cache coherency system supporting multiple instruction processor and input/output caches
US6081874A (en) * 1998-09-29 2000-06-27 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6167492A (en) 1998-12-23 2000-12-26 Advanced Micro Devices, Inc. Circuit and method for maintaining order of memory access requests initiated by devices coupled to a multiprocessor system
US6189061B1 (en) * 1999-02-01 2001-02-13 Motorola, Inc. Multi-master bus system performing atomic transactions and method of operating same
US6681320B1 (en) 1999-12-29 2004-01-20 Intel Corporation Causality-based memory ordering in a multiprocessing environment
KR100841130B1 (ko) * 2003-10-22 2008-06-24 인텔 코오퍼레이션 상호접속 네트워크를 통한 효율적인 순서화 저장을 위한방법 및 장치
US8117392B2 (en) * 2003-10-22 2012-02-14 Intel Corporation Method and apparatus for efficient ordered stores over an interconnection network
US7774562B2 (en) * 2004-09-17 2010-08-10 Hewlett-Packard Development Company, L.P. Timeout acceleration for globally shared memory transaction tracking table
US7600023B2 (en) * 2004-11-05 2009-10-06 Hewlett-Packard Development Company, L.P. Systems and methods of balancing crossbar bandwidth
US7694064B2 (en) * 2004-12-29 2010-04-06 Hewlett-Packard Development Company, L.P. Multiple cell computer systems and methods
GB2469299B (en) * 2009-04-07 2011-02-16 Imagination Tech Ltd Ensuring consistency between a data cache and a main memory

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0776942B2 (ja) * 1991-04-22 1995-08-16 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチプロセッサ・システムおよびそのデータ伝送装置
JPH07114515A (ja) * 1993-10-19 1995-05-02 Hitachi Chem Co Ltd 同期通信用ネットワークを有する分散メモリ計算機
JP3599381B2 (ja) * 1994-09-12 2004-12-08 キヤノン株式会社 情報処理システム及びその方法
JPH09244984A (ja) * 1996-03-08 1997-09-19 Nippon Telegr & Teleph Corp <Ntt> イベント順序補正方法
JPH09282296A (ja) * 1996-04-10 1997-10-31 Hitachi Ltd 多重化ノード間通信制御方式

Similar Documents

Publication Publication Date Title
JPH10187534A5 (enExample)
MY124353A (en) Non-uniform memory access [numa] data processing system that speculatively issues requests on a node interconnect
CA2349569A1 (en) Non-uniform memory access (numa) data processing system that speculatively forwards a read request to a remote processing node
CA2280172A1 (en) Non-uniform memory access (numa) data processing system that holds and reissues requests at a target processing node in response to a retry
EP0352490A3 (en) A technique for parallel synchronization
US10530562B2 (en) Correlating local time counts of first and second integrated circuits
WO2003012674A3 (en) Method and apparatus for transmitting packets within a symmetric multiprocessor system
KR19990043773A (ko) 직접 메모리 액세스 제어기
WO2003052588A3 (en) Data processing system
JP4112050B2 (ja) コヒーレントメモリシステムにおいて強い順序づけを維持する方法およびシステム
US7707347B2 (en) Data path master/slave data processing device apparatus
CA2279138A1 (en) Non-uniform memory access (numa) data processing system that decreases latency by expediting rerun requests
JP3891994B2 (ja) 順番のある（ｉｎ−ｏｒｄｅｒ）キューをドレインする（ｄｒａｉｎ）システムおよび方法
JPH11272637A (ja) マルチプロセッサ・システムおよび方法
KR950008393B1 (ko) 멀티프로세스 시스템 아비터지연회로
JP2882304B2 (ja) マルチプロセッサシステム
JPS56135261A (en) Interprocessor information transfer system
JPS62204358A (ja) デ−タ通信処理方式
JPH02230356A (ja) 情報処理装置のバス拡張装置
JPH0567055A (ja) 外部バスを複数有するマルチプロセツサシステム
JPS59184938A (ja) 通報装置
JPS585824A (ja) チヤネル間デ−タ転送方式
JPS63192151A (ja) デ−タ転送緩衝装置
JPH0668005A (ja) データ転送方式
JPH03252848A (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式