JP2002261591A5 - - Google Patents

Download PDF

Info

Publication number
JP2002261591A5
JP2002261591A5 JP2001385522A JP2001385522A JP2002261591A5 JP 2002261591 A5 JP2002261591 A5 JP 2002261591A5 JP 2001385522 A JP2001385522 A JP 2001385522A JP 2001385522 A JP2001385522 A JP 2001385522A JP 2002261591 A5 JP2002261591 A5 JP 2002261591A5
Authority
JP
Japan
Prior art keywords
clock signal
inaccurate
periods
time delay
accurate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001385522A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002261591A (ja
Filing date
Publication date
Priority claimed from US09/765,188 external-priority patent/US6326825B1/en
Application filed filed Critical
Publication of JP2002261591A publication Critical patent/JP2002261591A/ja
Publication of JP2002261591A5 publication Critical patent/JP2002261591A5/ja
Pending legal-status Critical Current

Links

JP2001385522A 2001-01-18 2001-12-19 不正確な発振器を利用した正確な時間遅延システム及び方法 Pending JP2002261591A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US765188 2001-01-18
US09/765,188 US6326825B1 (en) 2001-01-18 2001-01-18 Accurate time delay system and method utilizing an inaccurate oscillator

Publications (2)

Publication Number Publication Date
JP2002261591A JP2002261591A (ja) 2002-09-13
JP2002261591A5 true JP2002261591A5 (https=) 2005-07-28

Family

ID=25072884

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001385522A Pending JP2002261591A (ja) 2001-01-18 2001-12-19 不正確な発振器を利用した正確な時間遅延システム及び方法

Country Status (4)

Country Link
US (1) US6326825B1 (https=)
JP (1) JP2002261591A (https=)
DE (1) DE10200698B4 (https=)
SG (1) SG115442A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1378998B1 (en) * 2002-07-05 2005-09-14 Stmicroelectronics SA Method of operating a microcontroller chip having an internal RC oscillator, and microcontroller chip embodying the method
US20050221870A1 (en) * 2004-04-06 2005-10-06 Integration Associates Inc. Method and circuit for determining a slow clock calibration factor
US7864906B2 (en) * 2004-12-13 2011-01-04 Apexone Microelectronics Ltd. System and method for clock signal synchronization
WO2006069067A2 (en) * 2004-12-20 2006-06-29 Sensicast Systems Method for reporting and accumulating data in a wireless communication network
TW200733565A (en) * 2006-02-17 2007-09-01 Realtek Semiconductor Corp Circuit for self-corrected delay time and method thereof
WO2009076079A2 (en) * 2007-12-12 2009-06-18 Hewlett-Packard Development Company, L.P. Variably delayed wakeup transition
WO2010039365A1 (en) * 2008-09-30 2010-04-08 Rambus Inc. Signal calibration methods and apparatuses
US8533506B2 (en) * 2010-06-04 2013-09-10 Lenovo (Singapore) Pte. Ltd. System wakeup on wireless network messages
TWI446141B (zh) * 2010-11-09 2014-07-21 Nuvoton Technology Corp 時脈校正方法與裝置以及電子裝置
US9021287B2 (en) * 2012-09-04 2015-04-28 Intel Mobile Communications GmbH Circuit arrangement and method for low power mode management with delayable request
CN104679098A (zh) * 2013-11-29 2015-06-03 上海华虹集成电路有限责任公司 微控制器时钟频率自动校准电路

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2928371C2 (de) * 1979-07-13 1982-07-01 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur Synchronisation von Zeitperioden zur Behandlung von Meßsignalen
US4795984A (en) * 1986-11-19 1989-01-03 Schlumberger Systems & Services, Inc. Multi-marker, multi-destination timing signal generator
DE19629869C2 (de) * 1995-08-01 2003-02-13 Schlumberger Technologies Inc Verfahren und Vorrichtung zum Ausfluchten der relativen Phase von asychronen Taktsignalen
EP0813321A3 (de) * 1996-06-14 2001-05-09 TEMIC TELEFUNKEN microelectronic GmbH Verfahren und Steuersystem zum Übertragen von Daten
US5815043A (en) * 1997-02-13 1998-09-29 Apple Computer, Inc. Frequency controlled ring oscillator having by passable stages
US6304979B1 (en) * 1998-08-25 2001-10-16 Infineon Technologies North America Corp. Logic to enable/disable a clock generator in a secure way

Similar Documents

Publication Publication Date Title
JP2002261591A5 (https=)
CN102246415B (zh) 用于确定信号的频率或周期的方法
CN100501421C (zh) 一种快速频率测量系统及方法
JPS57173230A (en) Phase synchronizing circuit
CN106597097A (zh) 一种高精度频率测量方法
CN106569028B (zh) 一种双芯智能电能表的电量同步处理方法及系统
EP1113249A2 (en) A pulse width modulated weighing platform
EP1612942A1 (en) A fractional divider system and method
JP5787096B2 (ja) 物理量測定装置、物理量測定方法
JP2002261591A (ja) 不正確な発振器を利用した正確な時間遅延システム及び方法
CN108809299A (zh) 信号频率测量系统
US20070038690A1 (en) Adjustable time accumulator
CN111614345A (zh) 一种测量pwm占空比的集成电路及方法
JP5294718B2 (ja) 周波数変換器
CN212752229U (zh) 一种测量pwm占空比的集成电路
EP1014234A3 (en) Clock or watch having accuracy-improving function
US7649969B2 (en) Timing device with coarse-duration and fine-phase measurement
JPH01124773A (ja) 周波数測定装置
US6072338A (en) Method of and device for determining pulse width
JPH11326404A (ja) 周波数微少誤差検出器
EP2936172B1 (en) Method and apparatus for determining characteristics of an input signal
RU209090U1 (ru) Блок измерения частоты следования импульсов
JP2568121Y2 (ja) 平均値形周期測定装置
JP2005201709A (ja) 時間測定回路
CN100442259C (zh) 处理输入比特的数据处理设备