JP2002164500A - Semiconductor module - Google Patents

Semiconductor module

Info

Publication number
JP2002164500A
JP2002164500A JP2000359390A JP2000359390A JP2002164500A JP 2002164500 A JP2002164500 A JP 2002164500A JP 2000359390 A JP2000359390 A JP 2000359390A JP 2000359390 A JP2000359390 A JP 2000359390A JP 2002164500 A JP2002164500 A JP 2002164500A
Authority
JP
Japan
Prior art keywords
control circuit
power
semiconductor device
circuit board
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000359390A
Other languages
Japanese (ja)
Other versions
JP4543542B2 (en
Inventor
Shin Soyano
伸 征矢野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2000359390A priority Critical patent/JP4543542B2/en
Publication of JP2002164500A publication Critical patent/JP2002164500A/en
Application granted granted Critical
Publication of JP4543542B2 publication Critical patent/JP4543542B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]

Landscapes

  • Combinations Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To improve a built-up structure so as to achieve improvement in assembly and reliability and cost reduction keeping advantages of two-tier system wherein a control circuit and a power circuit are arranged up and down in a package. SOLUTION: In a semiconductor module sealed with a silicon gel injected into the package wherein the power circuit 5 mounting a power semiconductor (IGBT) on a power circuit board 5a and the control circuit 6 mounting circuit parts on a print circuit board 6a are built in a package comprising a metal base plate 1 and a built-in terminal surrounding case 2, the power circuit board is soldered on the metal base plate and other printed board is formed in U- shape, the printed board is arranged at the bottom of the surrounding case and put on support blocks 9 with relay terminals molded in and supported, after that the power circuit and the control circuit are wired via the relay terminal 9.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、インバータ装置な
どに適用するインテリジェントパワーモジュール(Inte
lligent Power Module) を対象とした半導体装置に関
し、詳しくはその組立構造に係わる。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an intelligent power module (Inte
More specifically, the present invention relates to an assembly structure of a semiconductor device for an integrated power module.

【0002】[0002]

【従来の技術】頭記したインテリジェントパワーモジュ
ールとして、そのパッケージ内に主回路ブロックおよび
制御回路を内装した構成のものが公知であり、その従来
例の組立構造を図4,図5に示す。各図において、1は
放熱用の金属ベース板(銅ベース)、2は端子一体形の
外囲ケース(樹脂成形品)、3は主回路端子(主回路に
対する入,出力用の外部導出端子)、4は制御端子(制
御回路に対する外部導出端子)、5はパワー回路、6は
制御回路、7は内部配線のボンディングワイヤである。
ここで、パワー回路5は、パワー回路基板5aの上にI
GBTなどのパワー半導体素子5b,およびフリーホイ
ーリングダイオード5cなどを実装した構成になり、パ
ワー回路基板5aは、アルミナ,窒化アルミニウムなど
のセラミックス板の上面に銅回路パターン,下面に銅層
を直接接合したDirect Bond Copper基板が採用されてい
る。一方、制御回路6はプリント基板6aに前記パワー
素子5bの駆動要IC6b,および各種の回路部品を実
装した構成になる。
2. Description of the Related Art As the above-mentioned intelligent power module, there is known an intelligent power module having a structure in which a main circuit block and a control circuit are housed in a package thereof. FIGS. 4 and 5 show a conventional assembly structure. In each of the figures, 1 is a metal base plate for heat radiation (copper base), 2 is an outer case (resin molded product) integrated with a terminal, and 3 is a main circuit terminal (an external lead-out terminal for input and output to the main circuit). Reference numeral 4 denotes a control terminal (externally derived terminal for the control circuit), 5 denotes a power circuit, 6 denotes a control circuit, and 7 denotes a bonding wire of an internal wiring.
Here, the power circuit 5 is mounted on the power circuit board 5a.
A power semiconductor element 5b such as GBT and a freewheeling diode 5c are mounted. The power circuit board 5a is formed by directly bonding a copper circuit pattern on the upper surface of a ceramic plate such as alumina or aluminum nitride and directly bonding a copper layer on the lower surface. Direct Bond Copper substrate is adopted. On the other hand, the control circuit 6 has a configuration in which a drive IC 6b for driving the power element 5b and various circuit components are mounted on a printed board 6a.

【0003】そして、図4(a),(b) の例では、金属ベー
ス板1の上面に前記したパワー回路5と制御回路6を同
一面上に並べて搭載した構成になり、次に記す手順で組
み立てる。まず、パワー回路5はそのパワー回路基板5
aの銅層を下に向けて金属ベース板1に半田付し、制御
回路6はそのプリント基板6aを接着剤で金属ベース板
1に接着する。続いてパワー回路5と制御回路6との間
にワイヤ7をボンディング接続して内部配線を施す。次
に、金属ベース板1の上に端子一体形の外囲ケース2を
被せて接着剤で接合した後に、主回路端子3のインナー
リード部3aとパワー回路基板5aの回路パターンとの
間、および制御端子4と制御回路基板6aの回路パター
ンとの間を半田付けする。そして、パッケージ内にゲル
状充填材(例えばシリコーンゲル)を注入して主回路ブ
ロック5,制御回路6を封止した上で、最後に外囲ケー
ス2に上蓋(図示せず)を被せる。
In the example shown in FIGS. 4A and 4B, the power circuit 5 and the control circuit 6 are mounted on the upper surface of the metal base plate 1 on the same surface. Assemble with First, the power circuit 5 is
The control circuit 6 attaches the printed circuit board 6a to the metal base plate 1 with an adhesive by soldering the copper layer a to the metal base plate 1 with the copper layer downward. Subsequently, wires 7 are bonded and connected between the power circuit 5 and the control circuit 6 to provide internal wiring. Next, after covering the metal base plate 1 with the terminal-integrated outer case 2 and joining with an adhesive, between the inner lead portion 3a of the main circuit terminal 3 and the circuit pattern of the power circuit board 5a, and The control terminal 4 and the circuit pattern of the control circuit board 6a are soldered. Then, a gel filler (for example, silicone gel) is injected into the package to seal the main circuit block 5 and the control circuit 6, and finally, the outer case 2 is covered with an upper lid (not shown).

【0004】一方、図5に示した例は、パッケージ内に
パワー回路5と制御回路6を二階建て式に組み込んた構
成になる。ここで、パワー回路5は図4と同様に金属ベ
ース板1の上に半田付けするのに対して、制御回路6
は、図示のようにプリント基板6aがパワー回路基板5
aと略同形な方形状になり、パワー回路5を搭載した金
属ベース板1に端子一体形の外囲ケース2を重ねて主回
路端子3とパワー回路基板5aの回路パターンとの間を
半田付けした後、パワー回路5の上に樹脂フレーム8
a,中継端子8bからなる中継端子ブロック8を重ねて
その中継端子8bと回路パターンと半田付けした後に、
該端子ブロック8の上に制御回路6を載置し、この状態
でプリント基板基板6aと中継端子8b,および制御端
子4との間を半田付けする。その後、図4で述べたと同
様にパッケージ内にゲル状充填材を注入し、最後に上蓋
を被せて組み立てる。
On the other hand, the example shown in FIG. 5 has a configuration in which a power circuit 5 and a control circuit 6 are incorporated in a two-story type in a package. Here, the power circuit 5 is soldered on the metal base plate 1 as in FIG.
Means that the printed circuit board 6a is
The outer case 2 having a terminal integrated type is superposed on the metal base plate 1 on which the power circuit 5 is mounted, and the main circuit terminal 3 and the circuit pattern of the power circuit board 5a are soldered. After that, the resin frame 8 is placed on the power circuit 5.
a, the relay terminal block 8 including the relay terminal 8b is overlapped and soldered to the relay terminal 8b and the circuit pattern.
The control circuit 6 is mounted on the terminal block 8, and in this state, the printed circuit board 6a is soldered to the relay terminals 8b and the control terminals 4. Thereafter, a gel-like filler is injected into the package in the same manner as described with reference to FIG.

【0005】[0005]

【発明が解決しようとする課題】ところで、図4あるい
は図5の組立構造で構成した従来の半導体装置では、次
記のような問題点がある。すなわち、(1) 図4の構成で
は、パッケージの占有面積が大きくなって半導体装置が
大形化するほか、その組立工程で金属ベース板1にパワ
ー回路5,制御回路6を装着した状態で行う製品の中間
テストで、制御回路6のプリント基板6aに実装した回
路部品の不良が発見された場合には、既にプリント基板
6aが金属ベース板1に接着剤で固着されていて、プリ
ント基板5aだけを金属ベース板1から剥がして不良部
品を交換するといった手立てが不可能であることから、
製品の中間組立体を廃棄処分せざるを得ず、その部品の
ロスが大きくなる。
The conventional semiconductor device having the assembly structure shown in FIG. 4 or 5 has the following problems. That is, (1) In the configuration shown in FIG. 4, the package occupies a large area and the semiconductor device becomes large, and the power circuit 5 and the control circuit 6 are mounted on the metal base plate 1 in the assembling process. If a defect of a circuit component mounted on the printed circuit board 6a of the control circuit 6 is found in the intermediate test of the product, the printed circuit board 6a has already been fixed to the metal base plate 1 with an adhesive, and only the printed circuit board 5a has been fixed. From the metal base plate 1 to replace defective parts is impossible.
The intermediate assembly of the product must be discarded, resulting in a large loss of parts.

【0006】(2) また、図5の構成では、二階建て方式
としたことで、半導体装置の小型,コンパクト化、並び
に組立工程の途中で行う中間テストで制御回路の実装部
品に不良が発見された場合でも、制御回路を良品のもの
と簡単に交換できるなどの利点がある反面、パッケージ
内でパワー回路5の上方にプリント基板が方形状になる
制御回路6を組付けると、パワー回路5が制御回路6の
裏側に隠れて外部から目視できなくなるため、パッケー
ジ内部の構造チェックが行えなくなる。またパッケージ
内にゲル状充填材を注入する工程では、外囲ケース2と
制御回路6のプリント基板6aの周縁との間には狭い隙
間が残るだけで充填材の注入に時間が掛かる。さらに加
えて、半導体装置の実使用状態でヒートサイクルが加わ
った際に、パワー回路5はそのセラミックス基板の全面
が金属ベース板1に接合されているので殆ど問題はない
が、二階建て方式で中継端子ブロック8の上に載置支持
した方形状になる制御回路6のプリント基板6aはヒー
トサイクルの影響を受け易く、このために端子との半田
接合部に大きな応力が加わって半田接合が剥離するなど
のトラブルを引き起こすおそれがある。
(2) In the configuration shown in FIG. 5, a two-story system is employed, so that a semiconductor device is reduced in size and size, and a defect is found in a mounted part of a control circuit in an intermediate test performed during an assembly process. In this case, there is an advantage that the control circuit can be easily replaced with a non-defective one. On the other hand, when the control circuit 6 having a rectangular printed circuit board is mounted above the power circuit 5 in the package, the power circuit 5 becomes Since it is hidden behind the control circuit 6 and cannot be seen from the outside, the structure inside the package cannot be checked. In addition, in the step of injecting the gel filler into the package, only a narrow gap remains between the outer case 2 and the peripheral edge of the printed circuit board 6a of the control circuit 6, and it takes time to inject the filler. In addition, when a heat cycle is applied in the actual use state of the semiconductor device, the power circuit 5 has almost no problem because the entire surface of the ceramic substrate is joined to the metal base plate 1. The printed circuit board 6a of the control circuit 6 having a rectangular shape mounted and supported on the terminal block 8 is easily affected by a heat cycle, and therefore, a large stress is applied to the solder joint with the terminal and the solder joint is separated. May cause troubles such as

【0007】本発明は上記の点に鑑みなされたものであ
り、その目的は前記課題を解決し、パッケージ内に制御
回路とパワー回路を上下に並べた二階建て方式の利点を
生かしつつ、組立性,信頼性の改善,およびコストの低
減化が図れるように改良した半導体装置の組立構造を提
供することにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and an object of the present invention is to solve the above-mentioned problems and to improve the ease of assembly while taking advantage of a two-story system in which a control circuit and a power circuit are arranged vertically in a package. It is an object of the present invention to provide an improved semiconductor device assembly structure for improving reliability, and reducing cost.

【0008】[0008]

【課題を解決するための手段】上記目的を達成するため
に、本発明によれば、放熱用の金属ベース板と、樹脂ケ
ースの周縁部上面に主回路,制御回路の外部接続端子を
配した端子一体形の外囲ケースからなるパッケージ内
に、パワー回路および制御回路を組み込み、かつ前記の
各回路ブロックをパッケージに注入したゲル状充填剤で
封止した半導体装置であって、前記パワー回路はパワー
回路基板にパワー半導体素子を搭載し、制御回路はプリ
ント基板に制御回路部品を実装した構成になるものにお
いて、パワー回路の基板は従来と同様に金属ベース板上
に半田付けして搭載するとともに、一方では制御回路の
プリント基板の形状をコ字形となし、かつ該プリント基
板を外囲ケースの内周側に沿わせてパワー回路の上方に
二階建て式に配置した上で、パワー回路,および制御端
子との間に内部配線を施して構成する(請求項1)。
According to the present invention, a metal base plate for heat radiation and an external connection terminal of a main circuit and a control circuit are arranged on the upper surface of a peripheral portion of a resin case. A semiconductor device in which a power circuit and a control circuit are incorporated in a package formed of a terminal-integrated outer case, and each of the circuit blocks is sealed with a gel filler injected into the package. The power circuit board is equipped with power semiconductor elements, and the control circuit is configured with control circuit components mounted on a printed circuit board.The power circuit board is soldered and mounted on a metal base plate in the same way as before. On the other hand, the printed circuit board of the control circuit has a U-shape, and the printed circuit board is arranged in a two-story manner above the power circuit along the inner peripheral side of the outer case. Above, constitutes subjected to internal wiring between the power circuit, and a control terminal (claim 1).

【0009】この構成によれば、二階建て方式の特長を
生かしつつ、パワー回路の上方に配置した制御回路のプ
リント基板をコ字形としたことで、その中央の開口部を
通してパッケージ内の底部側に配置したパワー回路の組
立状況を外部から目視してチェックできるとともに、パ
ッケージ内へのゲル状充填材の注入が隅々までスムーズ
に行える。また、コ字形のプリント基板は、方形状のプ
リント基板と比べてヒートサイクルにより生じる変形量
が小さく、これにより半田付け部への応力緩和が図れて
信頼性が向上する。さらに加えて、大きなサイズの材料
板からコ字形のプリント基板を多面取りする場合に、各
個のプリント基板に対応するコ字形を左右で互いに入り
組むようにパターンニングしてカットすれば、基板のカ
ットによって生じる破材が殆ど発生せず、これにより基
板材料を殆ど無駄なく使ってコ字形プリント基板を効率
よく多面取りすることができてコストダウンが図れる。
According to this structure, the printed circuit board of the control circuit disposed above the power circuit is formed into a U-shape while taking advantage of the features of the two-story system, so that the printed circuit board is disposed on the bottom side in the package through the center opening. The assembly status of the arranged power circuit can be visually checked from the outside, and the gel-like filler can be smoothly injected into the package to every corner. In addition, the U-shaped printed circuit board has a smaller amount of deformation caused by a heat cycle than a rectangular printed circuit board, thereby reducing stress on a soldered portion and improving reliability. In addition, when multiple U-shaped printed circuit boards are taken from a large-sized material board, if the U-shaped pattern corresponding to each printed circuit board is patterned and cut so as to be intertwined on the left and right, the cut of the board Almost no broken material is generated, so that the U-shaped printed circuit board can be efficiently multi-faced using the board material with little waste, and the cost can be reduced.

【0010】また、本発明によれば、前記構成における
パワー回路と制御回路との間の内部配線構造を次記のよ
うな態様で実現することができる。 (1) パッケージ内に組み込む制御回路のプリント基板と
対峙するように、外囲ケースにはその底面側から起立す
る中継端子付き支持ブロックを設け、該支持ブロックを
支持台としてその上に制御回路のプリント基板を載置し
た上で、中継端子を介してパワー回路と制御回路との間
をワイヤボンディングして相互接続する(請求項2)よ
うにし、具体的には前記の中継端子付き支持ブロック
を、外囲ケースをモールド成形する際に前記のL字形の
中継端子をインサートして一体に成形する(請求項
3)。
Further, according to the present invention, the internal wiring structure between the power circuit and the control circuit in the above configuration can be realized in the following manner. (1) The outer case is provided with a support block with relay terminals that rises from the bottom side so as to face the printed circuit board of the control circuit incorporated in the package, and the support block is used as a support base and the control circuit is mounted thereon. After mounting the printed circuit board, the power circuit and the control circuit are interconnected by wire bonding via a relay terminal (Claim 2). Specifically, the support block with the relay terminal is provided. When the outer case is molded, the L-shaped relay terminal is inserted and molded integrally (claim 3).

【0011】このように、外囲ケースの底部側に支持ブ
ロックを一体成形しておくことにより、制御回路を載置
支持することができて組立工程が簡単になるとともに、
この支持ブロックに中継端子をインサート成形しておく
ことで、パワー回路と制御回路との間の内部配線も簡単
に行うことができる。 (2) また、前項(1) の中継端子付き支持ブロックに代わ
る態様として、制御回路の基板に対峙して外囲ケースの
底部側にパワー素子駆動用ICと一体成形した支持ブロ
ックを起立形成し、該支持ブロックの上に制御回路を載
置した上で、ICのリードをパワー回路,制御回路に接
続するようにした構成(請求項4)がある。この構成に
おいては、パワー素子駆動用ICとしてデュアル・イン
・ライン・パッケージ型ICを使用し、かつ該ICのパ
ッケージを横向きに起立させた姿勢にしてそのパッケー
ジの側面から上下方向に引出したリードの一方を上方へ
真っ直ぐに伸ばし、他方をL字状に折り曲げた上で、外
囲ケースをモールド成形する際に、ICを支持ブロック
と一体にインサート成形する(請求項5)ようにする。
As described above, by integrally forming the support block on the bottom side of the outer case, the control circuit can be mounted and supported, and the assembling process can be simplified.
By forming the relay terminal in the support block by insert molding, the internal wiring between the power circuit and the control circuit can be easily performed. (2) As an alternative to the support block with the relay terminal of the preceding paragraph (1), a support block integrally formed with the power element driving IC is formed upright on the bottom side of the outer case facing the control circuit board. There is a configuration in which a control circuit is mounted on the support block and leads of the IC are connected to the power circuit and the control circuit. In this configuration, a dual-in-line package type IC is used as a power element driving IC, and the package of the IC is placed in an upright posture, and leads are pulled out vertically from the side surface of the package. One is straightened upward and the other is bent into an L-shape, and then, when molding the outer case, the IC is insert-molded integrally with the support block (claim 5).

【0012】この構成によれば、二階建てのプリント基
板にICを実装したものと比べて、ICの位置がパワー
回路に実装したパワー半導体素子に近づいて両者間の配
線長さが短くて済み、これにより配線インダクタンスの
影響を低く抑えることができ、ICの誤動作が防げる。
また、樹脂封止したパッケージ型ICをさらに支持ブロ
ックと一体成形したことにより、図4,図5のようにベ
アチップのICをプリント基板上に実装した構成と比べ
て、熱,湿気に対して高い信頼性が確保できる。さら
に、ICを制御回路のプリント基板から切り離して別置
したことで、その分だけプリント基板の所要面積も少な
くて済む。
According to this structure, the position of the IC is closer to the power semiconductor element mounted on the power circuit, and the wiring length between the two is shorter than in the case where the IC is mounted on a two-story printed circuit board. Thereby, the influence of the wiring inductance can be suppressed low, and malfunction of the IC can be prevented.
Further, since the resin-sealed packaged IC is further molded integrally with the support block, it is more resistant to heat and moisture than the configuration in which the bare chip IC is mounted on a printed circuit board as shown in FIGS. Reliability can be ensured. Further, since the IC is separated from the printed circuit board of the control circuit and placed separately, the required area of the printed circuit board can be reduced correspondingly.

【0013】(3) さらに別な実施の態様として、パワー
回路の基板に、該基板から側方へ延在してその基板上面
にパワー回路基板上の回路パターンから引出したリード
をパターン形成した補助基板を一体に形成しておき、パ
ワー回路基板を金属ベース板上に半田付けして搭載した
後に、前記補助基板を折り曲げて直角に起立させた上
で、そのリードを上方に配した二階建ての制御回路のプ
リント基板に接続するようにした構成がある(請求項
6)。なお、この補助基板は裏面側に銅層を設けず、か
つパワー回路基板との間の境界に沿ってあらかじめスク
ライブラインを形成しておき、リードが繋がったまま補
助基板を直角に折り曲げて起立させることができるよう
にする。また、前記のようにして起立させた補助基板
は、外囲ケースの底部側に一体成形した支持ブロックに
添わせて嵌合式に保持させるようにする(請求項7)。
(3) As still another embodiment, an auxiliary board is formed by forming a lead extending sideways from the board on the power circuit board and forming a lead drawn from a circuit pattern on the power circuit board on the upper surface of the board. The board is formed integrally, the power circuit board is mounted on the metal base plate by soldering, and then the auxiliary board is bent and erected at a right angle. There is a configuration for connecting to a printed circuit board of a control circuit. In addition, this auxiliary substrate does not have a copper layer on the back side, and a scribe line is formed in advance along a boundary between the power substrate and the auxiliary substrate, and the auxiliary substrate is bent upright at a right angle while the leads are connected to stand. Be able to do it. In addition, the auxiliary board that has been erected as described above is fitted and held along a support block that is integrally formed on the bottom side of the outer case (claim 7).

【0014】上記の構成により、補助基板,およびその
基板にパターン形成したリードを使って制御回路の支持
と内部配線が同時に行える。また、補助基板のリードを
直接相手側のプリント基板に接続することで、パワー回
路と制御回路との間にボンディングワイヤ,あるいは前
項(1) で述べた中継端子を省略して内部配線を大幅に簡
略化できる。
With the above configuration, the support of the control circuit and the internal wiring can be performed simultaneously using the auxiliary substrate and the leads formed on the substrate. Also, by directly connecting the lead of the auxiliary board to the printed circuit board of the other party, the bonding wires between the power circuit and the control circuit or the relay terminal described in (1) above are omitted, and the internal wiring is greatly reduced. Can be simplified.

【0015】[0015]

【発明の実施の形態】以下、本発明の実施の形態を図
1,図2,図3で示す実施例に基づいて説明する。な
お、各実施例において、図4,図5に対応する部材には
同じ符号を付してその説明は省略する。 〔実施例1〕図1(a),(b) は本発明の請求項1〜3に対
応した実施例の構成図である。この実施例においては、
パワー回路5の基板5aは、図5と同様に金属ベース板
1の上面に半田付けして搭載されている。一方、制御回
路6のプリント基板6aは図示のようにコ字形の形状に
なる。そして、該プリント基板6aは、外囲ケース2の
内周側に沿わせて外囲ケース2の底部側に一体成形した
中継端子ブロック9の上に載置し、パワー回路5の上方
に二階建て式に配置しており、この位置でプリント基板
6aのスルーホールに通した中継端子ブロック9の中継
端子9aと半田付けするようにしている。なお、プリン
ト基板6aにはパワー回路5に実装したパワー半導体素
子5bの駆動用IC6b(ベアチップ)がそれぞのパワ
ー半導体素子5bと対向するように実装されている。こ
れにより、パワー半導体素子5bと駆動用IC6bとの
間の距離が近づくので、駆動用IC6bの誤動作を防ぐ
ことができる。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The embodiments of the present invention will be described below with reference to the embodiments shown in FIGS. In each embodiment, the same reference numerals are given to members corresponding to FIGS. 4 and 5, and the description thereof is omitted. [Embodiment 1] FIGS. 1A and 1B are block diagrams of an embodiment according to claims 1 to 3 of the present invention. In this example,
The board 5a of the power circuit 5 is mounted on the upper surface of the metal base plate 1 by soldering as in FIG. On the other hand, the printed circuit board 6a of the control circuit 6 has a U-shape as shown. The printed circuit board 6 a is placed on a relay terminal block 9 integrally formed on the bottom side of the outer case 2 along the inner peripheral side of the outer case 2, and two stories above the power circuit 5. It is arranged so that it is soldered to the relay terminal 9a of the relay terminal block 9 which passes through the through hole of the printed board 6a at this position. A drive IC 6b (bare chip) for the power semiconductor elements 5b mounted on the power circuit 5 is mounted on the printed circuit board 6a so as to face each power semiconductor element 5b. As a result, the distance between the power semiconductor element 5b and the driving IC 6b is reduced, so that malfunction of the driving IC 6b can be prevented.

【0016】ここで、コ字形のプリント基板6aを大き
なサイズの基板材料の板から多面取りする際に、基板材
料の板上に各個のプリント基板に対応したコ字形を左右
で互いに入り組むようにパターンニングしてカットする
ようにする。これにより、基板のカットによって生じる
破材が殆ど発生せず、これにより基板材料を殆ど無駄な
く使ってコ字形のプリント基板を効率よく多面取りする
ことができてコストダウンが図れる。
Here, when the U-shaped printed circuit board 6a is to be formed from a large-sized board material plate in a multi-faced manner, the U-shaped patterns corresponding to the individual printed boards are formed on the board material board so as to be intertwined with each other on the left and right sides. And cut it. As a result, hardly any broken material is generated due to the cutting of the substrate, whereby the U-shaped printed circuit board can be efficiently multi-faced using almost no waste of the substrate material, and the cost can be reduced.

【0017】また、前記の中継端子ブロック9は、外囲
ケース(樹脂成形品)2をモールド成形する際に同時成
形され、そのブロックにはL字状の中継端子9aをイン
サート成形するようにしている。そして、前記構成の半
導体装置は次のような順序で組み立てる。まず、金属ベ
ース板1の上面にパワー回路5の基板5aを半田付けし
て搭載する。続いて、金属ベース板1の上に端子一体形
の外囲ケース2を被せて接着し、この状態でパワー回路
5の基板上に形成されている回路パターンと主回路端子
3との間、および前記した中継端子ブロック9の中継端
子9aとの間をワイヤ7でボンディング接続する。次
に、制御回路6のコ字形になるプリント基板6aを中継
端子ブロック9の上に載置した上で、基板上面に突き出
している中継端子9a,および制御端子4との間を半田
付け,または導電性接着剤を用いて接続する。その後
に、パッケージの上面側から外囲ケース2の内部にシリ
コーンゲルなどのゲル状充填材を注入してパワー回路
5,制御回路6を封止する。この際にゲル充填材は前記
したコ字形プリント基板6aの中央開口部6a-1を通じ
て基板の裏側に流れ込んで隅々まで充填する。最後に外
囲ケース2に上蓋(図示せず)を被せて接着する。
The above-mentioned relay terminal block 9 is formed at the same time when the outer case (resin molded product) 2 is molded, and an L-shaped relay terminal 9a is insert-molded in the block. I have. The semiconductor device having the above configuration is assembled in the following order. First, the substrate 5a of the power circuit 5 is mounted on the upper surface of the metal base plate 1 by soldering. Subsequently, the terminal-integrated outer case 2 is put on and adhered to the metal base plate 1, and in this state, between the circuit pattern formed on the substrate of the power circuit 5 and the main circuit terminal 3, and A bonding connection is made between the relay terminal block 9 and the relay terminal 9 a by the wire 7. Next, after placing the U-shaped printed circuit board 6a of the control circuit 6 on the relay terminal block 9, soldering is performed between the relay terminal 9a projecting from the upper surface of the substrate and the control terminal 4, or Connection is made using a conductive adhesive. Thereafter, a gel filler such as silicone gel is injected into the outer case 2 from the upper surface side of the package to seal the power circuit 5 and the control circuit 6. At this time, the gel filler flows into the back side of the U-shaped printed board 6a through the central opening 6a-1 to fill the corners. Finally, an upper cover (not shown) is put on the outer case 2 and bonded.

【0018】上記の説明で判るように、パッケージ内に
パワー回路5,制御回路6を組み込んだ組立途中の状態
でも、プリント基板6aの中央開口部6a-1を通してパ
ワー回路5におけるパワー半導体素子5bなどの搭載状
況を目視でチェックできる。また、コ字形のプリント基
板6aは図5に示した方形状のプリント基板と比べて撓
み易く、かつプリント基板6aの周縁部を中継端子ブロ
ック9の上に載置して中継端子9a,制御端子4と半田
付けしたことで、ヒートサイクルによって半田接合部に
加わる応力を緩和できる効果もある。
As can be seen from the above description, even during the assembly in which the power circuit 5 and the control circuit 6 are incorporated in the package, the power semiconductor element 5b and the like in the power circuit 5 can be passed through the central opening 6a-1 of the printed circuit board 6a. You can visually check the mounting status of. The U-shaped printed circuit board 6a is more easily bent than the rectangular printed circuit board shown in FIG. 5, and the peripheral edge of the printed circuit board 6a is placed on the relay terminal block 9 so that the relay terminal 9a and the control terminal Soldering with No. 4 also has the effect of reducing the stress applied to the solder joint due to the heat cycle.

【0019】〔実施例2〕図2(a)〜(c) は、先記実施
例1の応用実施例である本発明の請求項4,5に対応し
た実施例を示すものである。この実施例は基本的な組立
構造が先記実施例1と同様であり、パワー回路5と制御
回路6が二階建て方式でパッケージに内装され、かつ制
御回路6のプリント基板6aがコ字形になるが、この実
施例では図1における中継端子ブロック9に代えて、次
に記すような支持構造を採用している。
[Embodiment 2] FIGS. 2 (a) to 2 (c) show an embodiment corresponding to claims 4 and 5 of the present invention, which is an applied embodiment of the embodiment 1 described above. In this embodiment, the basic assembling structure is the same as that of the first embodiment. The power circuit 5 and the control circuit 6 are mounted in a package in a two-story system, and the printed circuit board 6a of the control circuit 6 has a U-shape. However, in this embodiment, the following support structure is employed instead of the relay terminal block 9 in FIG.

【0020】すなわち、実施例1では制御回路6のプリ
ント基板6aにパワー半導体素子5bの駆動用IC(ベ
アチップ)6bを実装しているが、この実施例では駆動
用ICとして図2(c) で示すような樹脂封止されたパッ
ケージ型のIC6cを用い、これをプリント基板6aに
は実装せずに、外囲ケース2の内周側辺に沿ってその底
面側に一体形成した支持ブロック10に、図示のような
横向きに起立した姿勢でインサート成形する。なお、パ
ッケージ型IC6cはそのパッケージ側面から上下に引
出したICリード6c-1,6c-2のうち、一方のリード
6c-1を上方へ真っ直ぐに伸ばし、他方のリード6c-2
をL字状に屈曲してその先端を外囲ケース2の内側に向
けておく。
That is, in the first embodiment, the driving IC (bare chip) 6b for the power semiconductor element 5b is mounted on the printed circuit board 6a of the control circuit 6, but in this embodiment, the driving IC shown in FIG. A package type IC 6c sealed with resin as shown in the figure is used, and is not mounted on the printed circuit board 6a, but is mounted on the support block 10 integrally formed on the bottom side along the inner peripheral side of the outer case 2. Then, insert molding is performed in a posture standing upright as shown in the figure. In the package type IC 6c, one of the IC leads 6c-1 and 6c-2 extending vertically from the side surface of the package is formed by straightly extending one lead 6c-1 upward and the other lead 6c-2.
Is bent into an L-shape, and its tip is directed toward the inside of the outer case 2.

【0021】そして、半導体装置の組立時には、パワー
回路5を搭載した金属ベース板1に外囲ケース2を被せ
た状態で、パワー回路5の基板5aに実装したパワー半
導体素子5bと前記IC6cのリード6c-2との間をワ
イヤ7でボンディング接続する。その後に、IC6cと
一体化した支持ブロック10を支持台としてこの上に制
御回路6のプリント基板6aを載置し、該基板のスルー
ホールを通して基板上面側に突き出したIC6cのリー
ド6c-1をプリント基板6aの回路パターンに半田付
け,または導電性接着剤を用いて接続する。なお、駆動
用IC6cは図1の実施例と同じ位置に配置されてい
る。
When assembling the semiconductor device, the power semiconductor element 5b mounted on the substrate 5a of the power circuit 5 and the lead of the IC 6c are mounted on the metal base plate 1 on which the power circuit 5 is mounted with the surrounding case 2 covered. 6c-2 is connected by bonding with a wire 7. Thereafter, the printed circuit board 6a of the control circuit 6 is placed on the support block 10 integrated with the IC 6c as a support base, and the leads 6c-1 of the IC 6c protruding toward the upper surface of the board through the through holes of the board are printed. It is connected to the circuit pattern of the substrate 6a by soldering or using a conductive adhesive. The driving IC 6c is arranged at the same position as in the embodiment of FIG.

【0022】上記の構成によれば、二階建てのプリント
基板6aにベアチップのIC6bを実装した図5の組立
構造と比べて、それぞれのIC6cの位置がパワー回路
5に実装したパワー半導体素子5bに近づいて両者間の
配線長さが短くて済み、これにより配線インダクタンス
の影響を低く抑えることができてICの誤動作が防げ
る。また、樹脂封止したパッケージ型IC6cを、支持
ブロック10にインサート成形した二重成形構造とした
ことにより、図4,図5のようにベアチップのICをそ
のままプリント基板6aに実装した構成と比べて、熱,
湿気に対して高い信頼性が確保できる。さらに、IC6
cを制御回路6のプリント基板6aから切り離して別置
したことで、その分だけプリント基板6aの所要面積を
縮小して中央開口部6a-1を広げることが可能である。
According to the above configuration, the position of each IC 6c is closer to the power semiconductor element 5b mounted on the power circuit 5 as compared with the assembly structure of FIG. 5 in which the bare chip IC 6b is mounted on the two-story printed circuit board 6a. As a result, the length of the wiring between them can be shortened, whereby the influence of the wiring inductance can be suppressed to a low level, and malfunction of the IC can be prevented. Further, by adopting a double-molded structure in which the resin-sealed package type IC 6c is insert-molded in the support block 10, compared with a configuration in which a bare chip IC is directly mounted on the printed circuit board 6a as shown in FIGS. ,heat,
High reliability against moisture can be secured. Furthermore, IC6
By separating c from the printed circuit board 6a of the control circuit 6, it is possible to reduce the required area of the printed circuit board 6a and widen the central opening 6a-1 accordingly.

【0023】〔実施例3〕図3(a) 〜(c) は本発明の請
求項6,7に対応した実施例を示すものである。この実
施例においては、パワー回路5の基板5aに、そのセラ
ミックス基板に連ねて側方に延在する補助基板5dを形
成し、この補助基板5dの上面にはパワー回路基板5a
から引き出して制御回路に接続する内部配線用リード5
d-1をパターン形成する。なお、前記リード5d-1の先
端は補助基板5dの周縁から前方に突き出しており、ま
た補助基板5dの裏面側には銅層を設けずに、パワー回
路基板5aとの境界に沿ってスクライブライン5eを入
れておき、前記リード5d-1が繋がったままこのスクラ
イブライン5eの部分で補助基板5dが分断できるよう
にしている。
Embodiment 3 FIGS. 3A to 3C show an embodiment corresponding to claims 6 and 7 of the present invention. In this embodiment, an auxiliary substrate 5d is formed on a substrate 5a of the power circuit 5 so as to be connected to the ceramic substrate and extends laterally. The upper surface of the auxiliary substrate 5d has a power circuit substrate 5a.
5 for internal wiring to be pulled out from the board and connected to the control circuit
d-1 is patterned. The tip of the lead 5d-1 protrudes forward from the peripheral edge of the auxiliary substrate 5d. A copper layer is not provided on the back side of the auxiliary substrate 5d, and a scribe line is formed along the boundary with the power circuit substrate 5a. The auxiliary substrate 5d can be divided at the scribe line 5e while the lead 5d-1 is connected.

【0024】また、図3(c) で示すように、外囲ケース
2と一体にその内周底部側には前記した補助基板5dに
対応した横幅を有し、かつその左右両端に補助基板5a
を差し込んで起立姿勢に保持するように係合爪あるいは
係合溝を形成した支持ブロック11を外囲ケースのモー
ルド形成時に同時成形しておく。そして、半導体装置の
組立工程では、図示のように金属ベース板1にパワー回
路5の基板5aを搭載して半田付けした後、前記したス
クライブライン5eに沿って補助基板5dを折り曲げて
上方に起立させ、金属基板1に外囲ケース2を被せた後
に、前記のように起立させた補助基板5dを支持ブロッ
ク11に添わせてその爪あるいは係合溝に差し込んで起
立姿勢に保持する。次に、制御回路6を二階建て式に支
持するには、支持ブロック11を支持台としてその上に
プリント基板6aを載置し、この状態で補助基板5dに
パターン形成したリード5d-1の先端とプリント基板6
aとの間を半田付けする。
As shown in FIG. 3 (c), the inner case 2 has a width corresponding to the auxiliary substrate 5d on the inner peripheral bottom side thereof, and the auxiliary substrates 5a
The support block 11 in which the engaging claws or the engaging grooves are formed so as to be held in the upright posture by inserting the support case is formed at the same time when the outer case is formed. Then, in the assembly process of the semiconductor device, the substrate 5a of the power circuit 5 is mounted on the metal base plate 1 as shown in the figure and soldered, and then the auxiliary substrate 5d is bent along the scribe line 5e to stand upward. After the surrounding case 2 is put on the metal substrate 1, the auxiliary substrate 5d, which has been raised as described above, is inserted into its claw or engagement groove along the support block 11 and held in the upright posture. Next, in order to support the control circuit 6 in a two-story manner, the printed circuit board 6a is placed on the support block 11 as a support base, and the tips of the leads 5d-1 patterned on the auxiliary board 5d in this state. And printed circuit board 6
a is soldered.

【0025】上記の構成によれば、パワー回路5と制御
回路6との間の内部配線を、パワー回路基板5aに連ね
て補助基板5dにパターン形成したリード5d-1を介し
て直接相手側のプリント基板6aに接続することがで
き、したがってパワー回路5と制御回路6との間の接続
にボンディングワイヤ,あるいは実施例1で述べた中継
端子9a(図1参照)を省略できるので、その内部配線
構造が大幅に簡略化される。
According to the above configuration, the internal wiring between the power circuit 5 and the control circuit 6 is directly connected to the other side of the power circuit board 5a via the leads 5d-1 formed on the auxiliary board 5d by patterning. The connection between the power circuit 5 and the control circuit 6 can be omitted by using a bonding wire or the relay terminal 9a (see FIG. 1) described in the first embodiment. The structure is greatly simplified.

【0026】[0026]

【発明の効果】以上述べたように、本発明の構成によれ
ば次記の効果を奏する。パワー回路基板を金属ベース板
上に搭載するとともに、プリント基板はその形状をコ字
形となし、かつ外囲ケースの内周に沿わせてパワー回路
の上方に配置した上で、パワー回路,および制御回路の
外部導出端子との間に内部配線を施した請求項1の構成
によれば、 (a) 半導体装置の小型コンパクト化が図れる。
As described above, according to the structure of the present invention, the following effects can be obtained. The power circuit board is mounted on a metal base plate, and the printed circuit board has a U-shape, and is placed above the power circuit along the inner circumference of the outer case, and then the power circuit and control According to the configuration of claim 1 in which the internal wiring is provided between the circuit and the external lead-out terminal, (a) the semiconductor device can be reduced in size and size.

【0027】(b) 基板の中央開口部を通してパッケージ
の底部側に配置したパワー回路の状況を目視チェックで
きる。 (c) パッケージ内へのゲル状充填材の注入が行い易くな
る。 (d) ヒートサイクルによるプリント基板の半田付け部へ
の応力緩和が図れて信頼性が向上する。
(B) It is possible to visually check the status of the power circuit arranged on the bottom side of the package through the central opening of the substrate. (c) It becomes easier to inject the gel filler into the package. (d) The stress is reduced to the soldered portion of the printed circuit board by the heat cycle, and the reliability is improved.

【0028】(e) コ字形のプリント基板を基板材料から
多面取りする際に、各個のプリント基板に対応するコ字
形を左右で互いに入り組むようにパターンニングするこ
とで、コ字形のプリント基板を効率よく多面取りするこ
とができる。また、制御回路の基板に対峙して外囲ケー
スの底面側から起立する支持ブロックにL字状の注型端
子をインサートして外囲ケースと一体形成し、該支持ブ
ロックの上に制御回路を載置した上で、中継端子を介し
てパワー回路と制御回路との間を相互接続するようにし
た請求項2,3の構成によれば、 (a) 中継端子付き支持ブロックの上にプリント基板を載
置支持し、この状態で同時に中継端子を介してパワー回
路と制御回路との間の内部配線を簡単に行うことができ
る。
(E) When multiple U-shaped printed circuit boards are formed from a substrate material, the U-shaped printed circuit boards are efficiently patterned by patterning the U-shaped patterns corresponding to the individual printed circuit boards so as to be intertwined with each other on the right and left sides. Can be multi-faceted well. Also, an L-shaped casting terminal is inserted into a support block that stands from the bottom side of the outer case facing the substrate of the control circuit to be integrally formed with the outer case, and the control circuit is mounted on the support block. The power circuit and the control circuit are interconnected via the relay terminal after being mounted. According to the configurations of the claims 2 and 3, (a) the printed circuit board is mounted on the support block with the relay terminal. And the internal wiring between the power circuit and the control circuit can be easily performed at the same time via the relay terminal in this state.

【0029】また、制御回路の基板に対峙して外囲ケー
スの底部側に、デュアル・イン・ライン・パッケージ型
のパワー素子駆動用ICと一体になる支持ブロックを形
成し、該支持ブロックの上に制御回路を載置した上で、
ICから引出したリードをパワー回路,制御回路に接続
した請求項4,5の構成によれば、 (a) ICの位置がパワー回路に実装したパワー半導体素
子に近づいて両者間の配線長さが短くて済み、これによ
り配線インダクタンスの影響が低減する。
A support block integrated with a dual-in-line-package-type power element driving IC is formed on the bottom side of the outer case facing the control circuit board. After placing the control circuit on the
According to the configuration of the fourth or fifth aspect, the lead drawn from the IC is connected to the power circuit and the control circuit. (A) The position of the IC approaches the power semiconductor element mounted on the power circuit, and the wiring length between the two is reduced. Shorter, which reduces the effect of wiring inductance.

【0030】(b) パッケージ型ICを支持ブロックと一
体成形したことにより、ベアチップのICをプリント基
板上に実装した構成と比べて、熱,湿気に対して高い信
頼性が確保できる。 (c) ICをプリント基板から切り離して別置したこと
で、プリント基板の所要サイズが少なくて済む。
(B) By integrally molding the package type IC with the support block, higher reliability against heat and moisture can be ensured as compared with a configuration in which a bare chip IC is mounted on a printed circuit board. (c) Since the IC is separated from the printed circuit board and placed separately, the required size of the printed circuit board can be reduced.

【0031】さらに、パワー回路のパワー回路基板に、
該基板から側方へ延在してその基板上面にリードをパタ
ーン形成した補助基板を一体に形成し、パワー回路基板
を金属ベース板上に搭載した後に補助基板を折り曲げて
起立させるるとともに、その補助基板を外囲ケースの底
部側に一体成形した支持ブロックに添わせて嵌合式に保
持するようにした請求項6,7の構成によれば、 (a) 補助基板,および該基板にパターン形成したリード
を使って制御回路の支持と内部配線が同時に行える。
Further, on the power circuit board of the power circuit,
An auxiliary substrate extending sideways from the substrate and patterned with leads on the upper surface of the substrate is integrally formed, and after mounting the power circuit board on the metal base plate, the auxiliary substrate is bent and erected. According to the configuration of the sixth or seventh aspect, the auxiliary substrate is fitted and held along with a support block integrally formed on the bottom side of the outer case. (A) The auxiliary substrate and pattern formation on the substrate The support of the control circuit and the internal wiring can be performed at the same time by using the formed leads.

【0032】(b) 補助基板のリードを直接相手側のプリ
ント基板に接続することで、パワー回路と制御回路との
間にボンディングワイヤ,あるいは中継端子を省略して
内部配線を大幅に簡略化が図れる。
(B) By connecting the lead of the auxiliary board directly to the printed circuit board of the other party, the bonding wires or relay terminals are omitted between the power circuit and the control circuit, and the internal wiring is greatly simplified. I can do it.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施例1に対応した半導体装置の組立
構造図であり、(a) は分解斜視図、(b) は組立状態の斜
視図
FIG. 1 is an assembly structural view of a semiconductor device according to a first embodiment of the present invention, in which (a) is an exploded perspective view, and (b) is a perspective view in an assembled state.

【図2】本発明の実施例2に対応した半導体装置の組立
構造図であり、(a) は分解斜視図、(b) は組立状態の要
部断面図、(c) はパッケージ型ICの正面図
FIGS. 2A and 2B are assembly structural views of a semiconductor device according to a second embodiment of the present invention, wherein FIG. 2A is an exploded perspective view, FIG. 2B is a sectional view of a main part in an assembled state, and FIG. Front view

【図3】本発明の実施例3に対応した半導体装置の要部
構成図であり、(a),(b) はそれぞれ金属ベース板にパワ
ー回路の基板を搭載した状態の平面図,および側面図、
(c) はパッケージに組付けた組立状態の要部断面図
FIGS. 3A and 3B are main part configuration diagrams of a semiconductor device according to a third embodiment of the present invention, wherein FIGS. 3A and 3B are a plan view and a side view, respectively, showing a state where a power circuit board is mounted on a metal base plate; Figure,
(c) is a cross-sectional view of main parts in the assembled state mounted on the package.

【図4】従来例の半導体装置の組立構造図であり、(a)
は分解斜視図、(b) は組立状態の斜視図
FIG. 4 is an assembly structure diagram of a conventional semiconductor device, and FIG.
Is an exploded perspective view, and (b) is an assembled perspective view.

【図5】図4と別な従来例の半導体装置の組立構造図で
あり、(a) は分解斜視図、(b)は組立状態の斜視図
5A and 5B are an exploded perspective view and an exploded perspective view of the semiconductor device of the conventional example different from FIG. 4, and FIG.

【符号の説明】[Explanation of symbols]

1 金属ベース板 2 外囲ケース 3 主回路端子 4 制御端子 5 パワー回路 5a パワー回路基板 5b パワー半導体素子 5d 補助基板 5d-1 リード 5e スクライブライン 6 制御回路 6a プリント基板 6c パッケージ型IC 6c-1,6c-2 ICリード 7 ボンディングワイヤ 9 中継端子付き支持ブロック 9a 中継端子 10,11 支持ブロック DESCRIPTION OF SYMBOLS 1 Metal base plate 2 Surrounding case 3 Main circuit terminal 4 Control terminal 5 Power circuit 5a Power circuit board 5b Power semiconductor element 5d Auxiliary board 5d-1 Lead 5e Scribe line 6 Control circuit 6a Printed board 6c Package type IC 6c-1, 6c-2 IC lead 7 Bonding wire 9 Support block with relay terminal 9a Relay terminal 10, 11 Support block

Claims (7)

【特許請求の範囲】[Claims] 【請求項1】放熱用の金属ベース板と、樹脂ケースの周
縁部上面に主回路,制御回路の外部導出端子を配した端
子一体形の外囲ケースからなるパッケージ内に、パワー
回路および制御回路を組み込み、かつ前記の各回路ブロ
ックをパッケージに注入したゲル状充填剤で封止した半
導体装置であり、前記パワー回路はパワー回路基板にパ
ワー半導体素子を搭載し、制御回路はプリント基板に制
御回路部品を実装した構成になるものにおいて、パワー
回路基板を金属ベース板上に搭載するとともに、プリン
ト基板はその形状をコ字形となし、かつ外囲ケースの内
周に沿わせてパワー回路の上方に配置した上で、パワー
回路,および制御回路の外部導出端子との間に内部配線
を施したことを特徴とする半導体装置。
A power circuit and a control circuit are provided in a package comprising a metal base plate for heat radiation and a terminal-integrated outer case in which a main circuit and an external lead-out terminal of a control circuit are arranged on a peripheral portion of a resin case. And a semiconductor device in which each of the circuit blocks is sealed with a gel filler injected into a package, wherein the power circuit has a power semiconductor element mounted on a power circuit board, and the control circuit has a control circuit mounted on a printed circuit board. In the configuration where components are mounted, the power circuit board is mounted on a metal base plate, and the printed circuit board has a U-shape, and it is located above the power circuit along the inner circumference of the outer case. A semiconductor device, wherein an internal wiring is provided between a power circuit and an external lead-out terminal of a control circuit after being arranged.
【請求項2】請求項1記載の半導体装置において、制御
回路の基板に対峙して外囲ケースの底面側から起立する
中継端子付き支持ブロックを設け、該支持ブロックの上
に制御回路を載置した上で、中継端子を介してパワー回
路と制御回路との間を相互接続したことを特徴とする半
導体装置。
2. A semiconductor device according to claim 1, further comprising: a support block with a relay terminal, which stands from the bottom side of the outer case and faces the control circuit board, and mounts the control circuit on the support block. And a power circuit and a control circuit are interconnected via a relay terminal.
【請求項3】請求項2記載の半導体装置において、中継
端子付き支持ブロックを、L字形の中継端子をインサー
トして外囲ケースと一体成形したことを特徴とする半導
体装置。
3. The semiconductor device according to claim 2, wherein the support block with a relay terminal is formed integrally with the surrounding case by inserting an L-shaped relay terminal.
【請求項4】請求項1記載の半導体装置において、制御
回路のプリント基板に対峙して外囲ケースの底部側にパ
ワー素子駆動用ICと一体になる支持ブロックを設け、
該支持ブロックの上に制御回路を載置した上で、ICの
リードをパワー回路,制御回路に接続したことを特徴と
する半導体装置。
4. A semiconductor device according to claim 1, further comprising: a support block integrated with the power element driving IC at a bottom side of the outer case facing the printed circuit board of the control circuit;
A semiconductor device comprising: a control circuit mounted on the support block; and a lead of the IC connected to the power circuit and the control circuit.
【請求項5】請求項4記載の半導体装置において、パワ
ー素子駆動用ICがデュアル・イン・ライン・パッケー
ジ型であって、該ICのパッケージを起立姿勢にしてリ
ードの一方を上方,他方を側方に引出し、この姿勢で支
持ブロックにインサートして外囲ケースと一体成形した
ことを特徴とする半導体装置。
5. The semiconductor device according to claim 4, wherein the power element driving IC is of a dual-in-line package type, wherein one of the leads is placed above and the other is placed with the package of the IC standing upright. A semiconductor device, wherein the semiconductor device is drawn out, inserted into a support block in this position, and integrally molded with an outer case.
【請求項6】請求項1記載の半導体装置において、パワ
ー回路のパワー回路基板に、該基板から側方へ延在して
その基板上面にリードをパターン形成した補助基板を一
体に形成し、パワー回路基板を金属ベース板上に搭載し
た後に前記補助基板を折り曲げて起立させ、そのリード
を上方に配した制御回路に接続したことを特徴とする半
導体装置。
6. The semiconductor device according to claim 1, wherein an auxiliary substrate extending laterally from said substrate and having leads formed on the upper surface of said substrate is integrally formed on a power circuit substrate of said power circuit. A semiconductor device, comprising: mounting a circuit board on a metal base plate; bending the auxiliary board to stand up; and connecting its lead to a control circuit disposed above.
【請求項7】請求項6記載の半導体装置において、起立
させた補助基板を外囲ケースの底部側に一体成形した支
持ブロックに添わせて嵌合式に保持したことを特徴とす
る半導体装置。
7. A semiconductor device according to claim 6, wherein the auxiliary substrate that has been erected is held in a fitting manner along with a support block integrally formed on the bottom side of the outer case.
JP2000359390A 2000-11-27 2000-11-27 Semiconductor device Expired - Fee Related JP4543542B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000359390A JP4543542B2 (en) 2000-11-27 2000-11-27 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000359390A JP4543542B2 (en) 2000-11-27 2000-11-27 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2002164500A true JP2002164500A (en) 2002-06-07
JP4543542B2 JP4543542B2 (en) 2010-09-15

Family

ID=18831158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000359390A Expired - Fee Related JP4543542B2 (en) 2000-11-27 2000-11-27 Semiconductor device

Country Status (1)

Country Link
JP (1) JP4543542B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009117882A (en) * 2009-03-06 2009-05-28 Fuji Electric Device Technology Co Ltd Semiconductor device
DE112007002446T5 (en) 2006-12-27 2009-09-03 Aisin AW Co., Ltd., Anjo Electronic circuit device and method for its manufacture
JP2017017195A (en) * 2015-07-01 2017-01-19 富士電機株式会社 Semiconductor device and semiconductor device manufacturing method
CN109511278A (en) * 2017-07-14 2019-03-22 新电元工业株式会社 Electronic module
JP2019071502A (en) * 2019-02-20 2019-05-09 富士電機株式会社 Semiconductor device and semiconductor device manufacturing method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08204120A (en) * 1995-01-20 1996-08-09 Sansha Electric Mfg Co Ltd Semiconductor module for power
JPH09232511A (en) * 1996-02-21 1997-09-05 Fuji Electric Co Ltd Semiconductor device
JPH1041460A (en) * 1996-05-20 1998-02-13 Fuji Electric Co Ltd Semiconductor device
JPH1168035A (en) * 1997-06-12 1999-03-09 Hitachi Ltd Power semiconductor module
JPH1174433A (en) * 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device
JP2000068446A (en) * 1998-08-25 2000-03-03 Hitachi Ltd Power semiconductor module

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08204120A (en) * 1995-01-20 1996-08-09 Sansha Electric Mfg Co Ltd Semiconductor module for power
JPH09232511A (en) * 1996-02-21 1997-09-05 Fuji Electric Co Ltd Semiconductor device
JPH1041460A (en) * 1996-05-20 1998-02-13 Fuji Electric Co Ltd Semiconductor device
JPH1168035A (en) * 1997-06-12 1999-03-09 Hitachi Ltd Power semiconductor module
JPH1174433A (en) * 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device
JP2000068446A (en) * 1998-08-25 2000-03-03 Hitachi Ltd Power semiconductor module

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112007002446T5 (en) 2006-12-27 2009-09-03 Aisin AW Co., Ltd., Anjo Electronic circuit device and method for its manufacture
US7663886B2 (en) 2006-12-27 2010-02-16 Aisin Aw Co., Ltd. Electric circuit device and the manufacturing method
DE112007002446B4 (en) * 2006-12-27 2014-08-28 Aisin Aw Co., Ltd. Electronic circuit device and method for its manufacture
JP2009117882A (en) * 2009-03-06 2009-05-28 Fuji Electric Device Technology Co Ltd Semiconductor device
JP2017017195A (en) * 2015-07-01 2017-01-19 富士電機株式会社 Semiconductor device and semiconductor device manufacturing method
US10396056B2 (en) 2015-07-01 2019-08-27 Fuji Electric Co., Ltd. Semiconductor device and semiconductor device fabrication method
US11075190B2 (en) 2015-07-01 2021-07-27 Fuji Electric Co., Ltd. Semiconductor device and semiconductor device fabrication method
CN109511278A (en) * 2017-07-14 2019-03-22 新电元工业株式会社 Electronic module
CN109511278B (en) * 2017-07-14 2022-06-17 新电元工业株式会社 Electronic module
JP2019071502A (en) * 2019-02-20 2019-05-09 富士電機株式会社 Semiconductor device and semiconductor device manufacturing method

Also Published As

Publication number Publication date
JP4543542B2 (en) 2010-09-15

Similar Documents

Publication Publication Date Title
CN101276799B (en) Semiconductor device and manufacturing method thereof
KR101505552B1 (en) Complex semiconductor package and method of fabricating the same
EP0774782A2 (en) Semiconductor power module
KR20030095964A (en) Semiconductor unit
JP3901038B2 (en) Semiconductor device and inverter device using the same
JP2002064224A (en) Light-emitting diode and its manufacturing method
JP4543542B2 (en) Semiconductor device
JPH10275887A (en) Semiconductor device
KR101008534B1 (en) Power semiconductor mudule package and method for fabricating the same
JP3172393B2 (en) Hybrid integrated circuit device
JP4641762B2 (en) Optical semiconductor device
JP2000323646A (en) Insulating material case and semiconductor device
JP3021070U (en) Semiconductor device
JPH08279593A (en) Semiconductor device for high-density mounting
JP3991649B2 (en) Semiconductor device manufacturing method and semiconductor device
JPH10223822A (en) Semiconductor device
JPH08204115A (en) Semiconductor device
JP4330294B2 (en) Power semiconductor device
JP2016197636A (en) Molded package
JP2001024237A (en) Led and display device using the same
JP2643898B2 (en) Resin-sealed semiconductor device and method of manufacturing the same
JP2803334B2 (en) Semiconductor device
JPH07106470A (en) Semiconductor device
KR100567045B1 (en) A package
JPH0864745A (en) Semiconductor device

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060703

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060704

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070416

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071031

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20081216

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20090219

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20091112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100323

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100520

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100608

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100621

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130709

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4543542

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130709

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130709

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees