JP2002151613A - Package for accommodating semiconductor element - Google Patents

Package for accommodating semiconductor element

Info

Publication number
JP2002151613A
JP2002151613A JP2000342409A JP2000342409A JP2002151613A JP 2002151613 A JP2002151613 A JP 2002151613A JP 2000342409 A JP2000342409 A JP 2000342409A JP 2000342409 A JP2000342409 A JP 2000342409A JP 2002151613 A JP2002151613 A JP 2002151613A
Authority
JP
Japan
Prior art keywords
frame
semiconductor element
metal lid
package
insulating base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000342409A
Other languages
Japanese (ja)
Inventor
Yoji Kobayashi
洋二 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2000342409A priority Critical patent/JP2002151613A/en
Publication of JP2002151613A publication Critical patent/JP2002151613A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To solve a problem where destruction of bonding which is caused by thermal stress or mechanical impact from the outside can not be prevented effectively in a package for accommodating a semiconductor element. SOLUTION: This package for accommodating a semiconductor element consists of an insulating base substance 1 having a mounting part 1a of a semiconductor element 7 on an upper surface, a frame body 2 which is bonded on an upper surface of the insulating base substance 1 so as to surround the mounting part 1a, and a metal lid body 3 of an almost flat plate type which is bonded on an upper surface of the frame body 2 via sealing agent 4. In the metal lid body 3, a protruding part 3a having slopes wherein an angle of inclination to a flat part of a lower surface is 30-85 deg. and height is 0.02-0.25 mm is formed on an inner wall side of the frame body 2, along a part position facing an aperture of the frame body 2 on a lower surface.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、外部からの機械的
衝撃あるいは水分の浸入から半導体素子を保護するため
の半導体素子収納用パッケージに関するものであり、特
に高周波用半導体素子を搭載した携帯電話に代表される
移動体通信機器に使用される半導体素子収納用パッケー
ジに関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device storage package for protecting a semiconductor device from external mechanical shock or moisture intrusion, and more particularly to a portable telephone equipped with a high frequency semiconductor device. The present invention relates to a semiconductor element storage package used for a typical mobile communication device.

【0002】[0002]

【従来の技術】近年、移動体通信機器は軽薄短小化が急
激に進展し、これに伴って搭載される半導体素子を気密
に封止する半導体素子収納用パッケージも軽薄短小化が
進んでいる。
2. Description of the Related Art In recent years, the size and weight of mobile communication devices have been rapidly reduced, and accordingly, the size of semiconductor device storage packages for hermetically sealing semiconductor devices to be mounted has been reduced.

【0003】このような半導体素子収納用パッケージ
は、一般に酸化アルミニウム質焼結体や窒化アルミニウ
ム質焼結体・ムライト質焼結体・窒化珪素質焼結体等の
電気絶縁材料から成り、上面に半導体素子の搭載部を有
する絶縁基体と、絶縁基体の上面に前記搭載部を取り囲
むように接合された枠体と、枠体の上面に半田やろう材
等により接合される略平板状の蓋体とから構成されてい
る。なお、蓋体の材料としては、半導体素子収納用パッ
ケージの軽薄短小化に併せ、薄型加工が可能な鉄−ニッ
ケル−コバルト合金等の金属が用いられている。
Such a package for housing a semiconductor element is generally made of an electrically insulating material such as an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, and a silicon nitride sintered body. An insulating substrate having a mounting portion for the semiconductor element, a frame joined to the upper surface of the insulating substrate so as to surround the mounting portion, and a substantially flat lid joined to the upper surface of the frame by solder, brazing material, or the like; It is composed of In addition, as the material of the lid, a metal such as an iron-nickel-cobalt alloy that can be thinned is used in accordance with the reduction in the size and weight of the semiconductor element housing package.

【0004】しかしながら、このような半導体素子収納
用パッケージでは、熱膨張係数の異なる枠体と金属製蓋
体とを、弾性率が高く歪み等の応力を緩和しにくい半田
やろう材等の金属により接合しているために、半導体素
子が作動する際に発生する熱によって枠体と金属製蓋体
との間に大きな応力が発生するとともにこの応力が枠体
に作用して枠体にクラックが入ってしまい、その結果、
容器の気密封止が破れ、内部に収容する半導体素子を長
期間にわたり正常、かつ安定に作動させることができな
いという欠点を有していた。
However, in such a package for accommodating a semiconductor element, the frame and the metal lid having different coefficients of thermal expansion are made of a metal such as solder or brazing material having a high elastic modulus and being difficult to relieve stress such as distortion. Due to the bonding, heat generated when the semiconductor element operates causes a large stress between the frame and the metal lid, and this stress acts on the frame to crack the frame. And as a result,
There is a disadvantage that the hermetic sealing of the container is broken and the semiconductor element contained therein cannot be operated normally and stably for a long period of time.

【0005】他方、枠体と金属製蓋体との接合を、弾性
率の低い樹脂接着剤により行なう方法が提案されてい
る。この提案によれば、例えば熱硬化性のエポキシ系樹
脂をスクリーン印刷法やディスペンサ法を用いて枠体と
金属製蓋体との接合部分に塗布し、枠体と金属製蓋体と
の接合部分を重ね合わせ加圧・加熱して枠体と金属製蓋
体とを接合することにより、半導体素子が作動する際に
発生する熱によって熱膨張係数の異なる枠体と金属製蓋
体との間に大きな応力が発生したとしても、弾性率の低
い樹脂接着剤が応力を緩和して枠体にクラックが入るの
を有効に防止できるというものである。
On the other hand, there has been proposed a method of joining a frame and a metal lid with a resin adhesive having a low elastic modulus. According to this proposal, for example, a thermosetting epoxy resin is applied to the joint between the frame and the metal lid using a screen printing method or a dispenser method, and the joint between the frame and the metal lid is coated. The frame and the metal lid are joined by pressurizing and heating, so that the heat generated when the semiconductor element operates causes a difference in thermal expansion coefficient between the frame and the metal lid. Even if a large stress is generated, the resin adhesive having a low elasticity can relieve the stress and effectively prevent the frame from cracking.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、このよ
うな樹脂接着剤による接合では金属製蓋体と樹脂接着剤
との接合が表面の微細な凹凸による投錨効果のみである
ことから、昨今の半導体装置の小型化に合わせて枠体と
金属製蓋体との接合面積が小面積化する封止設計では十
分な接合強度が得られず、半導体素子が作動する際に発
生する熱により熱膨張係数の異なる枠体と金属製蓋体と
の間に発生する大きな応力あるいは2次実装以降の組立
て時の機械的衝撃等により、金属製蓋体と樹脂接着剤の
接合が破壊され、容器の気密信頼性が低下してしまうと
いう問題点を有していた。
However, in such a bonding with a resin adhesive, the bonding between the metal lid and the resin adhesive is only an anchoring effect due to fine irregularities on the surface, so that a recent semiconductor device is used. With a sealing design in which the joint area between the frame and the metal lid is reduced in accordance with the miniaturization of the device, sufficient joint strength cannot be obtained, and the heat generated when the semiconductor element operates causes the thermal expansion coefficient to decrease. The joint between the metal lid and the resin adhesive is broken due to the large stress generated between different frames and the metal lid or the mechanical shock during assembly after the secondary mounting, and the airtight reliability of the container However, there is a problem that the temperature is reduced.

【0007】本発明は、かかる従来技術の問題点に鑑み
案出されたものであり、その目的は、熱応力あるいは外
部からの機械的衝撃による接合破壊を有効に防止でき、
かつ気密信頼性の高い半導体素子収納用パッケージを提
供することにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems of the prior art, and an object of the present invention is to effectively prevent joint breakage due to thermal stress or external mechanical shock.
Another object of the present invention is to provide a package for housing a semiconductor element having high airtight reliability.

【0008】[0008]

【課題を解決するための手段】本発明の半導体素子収納
用パッケージは、上面に半導体素子の搭載部を有する絶
縁基体と、この絶縁基体の上面に搭載部を取り囲むよう
に接合された枠体と、この枠体の上面に封止剤を介して
接合される略平板状の金属製蓋体とからなる半導体素子
収納用パッケージであって、金属製蓋体は、下面の枠体
の開口に対向する部位に沿って枠体の内壁側に、下面の
平坦部に対する傾斜角が30〜85°で、高さが0.02〜0.25
mmの傾斜を有する突起部を形成してあることを特徴と
するものである。
A package for accommodating a semiconductor device according to the present invention comprises an insulating base having a mounting portion for a semiconductor element on an upper surface, and a frame joined to the upper surface of the insulating base so as to surround the mounting portion. A substantially flat metal lid joined to the upper surface of the frame via a sealant, wherein the metal lid faces the opening of the lower frame. Along the inner wall side of the frame along the part to be inclined, the inclination angle with respect to the flat part of the lower surface is 30 ~ 85 °, the height is 0.02 ~ 0.25
A protrusion having an inclination of mm is formed.

【0009】本発明の半導体素子収納用パッケージによ
れば、金属製蓋体の下面の枠体の開口に対向する部位に
沿って枠体の内壁側に、下面の平坦部に対する傾斜角が
30〜85°で、高さが0.02〜0.25mmの傾斜を有する突起
部を形成したことから、枠体と金属製蓋体とを接合した
際に、封止剤と金属製蓋体との間にずりせん断方向の力
に対する接着力が加わるとともに外部からの機械的衝撃
が突起部で効果的に分散されることから接合が非常に強
固なものとなり、その結果、熱応力あるいは外部からの
機械的衝撃に対して枠体と金属製蓋体との接合破壊が起
こり難く、気密信頼性の良好な半導体素子収納用パッケ
ージとすることができる。
According to the semiconductor device housing package of the present invention, the inclination angle with respect to the flat portion of the lower surface is formed on the inner wall side of the frame along the portion of the lower surface of the metal lid facing the opening of the frame.
Since a projection having a slope of 30 to 85 ° and a height of 0.02 to 0.25 mm was formed, when the frame body and the metal lid were joined, the gap between the sealant and the metal lid was Adhesive force against shear force in the shear direction is applied, and the mechanical shock from the outside is effectively dispersed at the projections, so that the joining becomes very strong, resulting in thermal stress or mechanical stress from the outside. It is possible to provide a package for housing a semiconductor element having good airtight reliability, in which the joint between the frame and the metal lid hardly breaks due to an impact.

【0010】[0010]

【発明の実施の形態】以下、本発明の半導体素子収納用
パッケージを図面に基づき詳細に説明する。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a perspective view showing a package for accommodating a semiconductor device according to the present invention.

【0011】図1は本発明の半導体素子収納用パッケー
ジの実施の形態の一例を示す断面図であり、図2は、図
1の要部断面図である。これらの図において、1は絶縁
基体、2は枠体、3は金属製蓋体、3aは突起部、4は
封止剤であり、主にこれらで本発明の半導体素子収納用
パッケージが構成される。
FIG. 1 is a sectional view showing an example of an embodiment of a package for housing a semiconductor element according to the present invention, and FIG. 2 is a sectional view of a main part of FIG. In these figures, 1 is an insulating base, 2 is a frame, 3 is a metal lid, 3a is a protrusion, and 4 is a sealant. These mainly constitute a semiconductor element housing package of the present invention. You.

【0012】絶縁基体1は、その上面の略中央部に半導
体素子7を搭載するための搭載部1aが設けてあり、こ
の搭載部1aには半導体素子7がガラス・樹脂・ろう材
等から成る接着剤を介して接着固定される。また、絶縁
基体1の上面には、搭載部1aを取り囲んで枠体2が接
合されている。
The insulating base 1 is provided with a mounting portion 1a for mounting the semiconductor element 7 substantially at the center of the upper surface thereof, and the semiconductor element 7 is made of glass, resin, brazing material or the like on the mounting portion 1a. It is bonded and fixed via an adhesive. A frame 2 is joined to the upper surface of the insulating base 1 so as to surround the mounting portion 1a.

【0013】このような絶縁基体1・枠体2は、酸化ア
ルミニウム質焼結体やムライト質焼結体・窒化アルミニ
ウム質焼結体・窒化珪素質焼結体・炭化珪素質焼結体等
の電気絶縁材料から成り、例えば、酸化アルミニウム質
焼結体から成る場合であれば、酸化アルミニウム・酸化
珪素・酸化マグネシウム・酸化カルシウム等の原料粉末
に適当な有機バインダ・溶剤・可塑剤・分散剤を添加混
合して泥漿物を作り、この泥漿物を従来周知のドクター
ブレード法やカレンダーロール法等のシート成形法を採
用しシート状にしてセラミックグリーンシート(セラミ
ック生シート)を得、しかる後、それらセラミックグリ
ーンシートに適当な打抜き加工を施すとともにこれを複
数枚積層し、約1600℃の高温で焼成することによって製
作される。
The insulating base 1 and the frame 2 are made of aluminum oxide sintered body, mullite sintered body, aluminum nitride sintered body, silicon nitride sintered body, silicon carbide sintered body or the like. If it is made of an electrically insulating material, for example, if it is made of an aluminum oxide sintered body, an appropriate organic binder, solvent, plasticizer, and dispersant are added to the raw material powder such as aluminum oxide, silicon oxide, magnesium oxide, and calcium oxide. The mixture is added and mixed to form a slurry, and the slurry is formed into a sheet by using a conventionally known sheet forming method such as a doctor blade method or a calendar roll method to obtain a ceramic green sheet (ceramic green sheet). The ceramic green sheet is manufactured by performing an appropriate punching process, laminating a plurality of the sheets, and firing at a high temperature of about 1600 ° C.

【0014】また、絶縁基体1には、搭載部1a周辺か
ら下面にかけて複数の配線導体層5が被着形成されてお
り、この配線導体層5の搭載部1aの周辺部には半導体
素子7の各電極がボンディングワイヤ8を介して電気的
に接続され、また、絶縁基体1の下面に導出された部位
には外部電気回路(図示せず)が半田等の接続部材を介
して電気的に接続される。
A plurality of wiring conductor layers 5 are formed on the insulating base 1 from the periphery of the mounting portion 1a to the lower surface thereof, and the semiconductor element 7 is provided around the mounting portion 1a of the wiring conductor layer 5. Each electrode is electrically connected via a bonding wire 8, and an external electric circuit (not shown) is electrically connected to a portion led out to the lower surface of the insulating base 1 via a connection member such as solder. Is done.

【0015】配線導体層5は、半導体素子7の各電極を
外部電気回路に電気的に接続する際の導電路として作用
し、例えばタングステン・モリブデン・マンガン等の高
融点金属粉末に適当な有機溶剤・溶媒・可塑剤等を添加
混合して得た金属ペーストを従来周知のスクリーン印刷
法等の厚膜手法を採用して絶縁基体1となるセラミック
グリーンシートにあらかじめ印刷塗布しておき、これを
セラミックグリーンシートと同時に焼成することによっ
て絶縁基体1の搭載部1a周辺から下面にかけて所定パ
ターンに被着形成される。
The wiring conductor layer 5 functions as a conductive path for electrically connecting each electrode of the semiconductor element 7 to an external electric circuit. For example, an organic solvent suitable for a high melting point metal powder such as tungsten, molybdenum, and manganese is used. A metal paste obtained by adding and mixing a solvent, a plasticizer, and the like is printed and applied in advance to a ceramic green sheet serving as an insulating substrate 1 by using a conventionally known thick film method such as a screen printing method, and the ceramic paste is applied to the ceramic paste. By firing at the same time as the green sheet, a predetermined pattern is formed from the periphery of the mounting portion 1a of the insulating base 1 to the lower surface.

【0016】なお、配線導体層5はその表面にニッケル
・金等の良導電性で耐蝕性およびろう材との濡れ性が良
好な金属をめっき法により1〜20μmの厚みに被着させ
ておくと、配線導体層5の酸化腐蝕を有効に防止するこ
とができるとともに配線導体層5とボンディングワイヤ
8との接続および配線導体層5と外部電気回路の配線導
体との半田付けを強固となすことができる。したがっ
て、配線導体層5の酸化腐蝕を防止し、配線導体層5と
ボンディングワイヤ8との接続および配線導体層5と外
部電気回路の配線導体との半田付けを強固となすために
は、配線導体層5の表面にニッケル・金等をめっき法に
より1〜20μmの厚みに被着させておくことが好まし
い。
The surface of the wiring conductor layer 5 is coated with a metal such as nickel or gold having good conductivity, good corrosion resistance and good wettability with a brazing material to a thickness of 1 to 20 μm by plating. In addition, it is possible to effectively prevent the oxidative corrosion of the wiring conductor layer 5 and to strengthen the connection between the wiring conductor layer 5 and the bonding wires 8 and the soldering between the wiring conductor layer 5 and the wiring conductor of the external electric circuit. Can be. Therefore, in order to prevent the oxidative corrosion of the wiring conductor layer 5 and to make the connection between the wiring conductor layer 5 and the bonding wire 8 and the soldering between the wiring conductor layer 5 and the wiring conductor of the external electric circuit strong, It is preferable that nickel, gold or the like is applied to the surface of the layer 5 by plating so as to have a thickness of 1 to 20 μm.

【0017】また、枠体2の上面には、金属製蓋体3が
封止剤4を介して接合されている。金属製蓋体3は、半
導体素子7をパッケージ内部に気密に封止する作用を成
すとともに外部からの衝撃により半導体素子7が破壊さ
れることを防止する機能を有し、鉄・アルミニウム・銅
・タングステン・鉄−ニッケル合金・鉄−コバルト合金
・鉄−ニッケル−コバルト合金等の金属材料により形成
されている。
A metal lid 3 is joined to the upper surface of the frame 2 via a sealant 4. The metal lid 3 has a function of hermetically sealing the semiconductor element 7 inside the package and has a function of preventing the semiconductor element 7 from being broken by an external impact. It is formed of a metal material such as tungsten, iron-nickel alloy, iron-cobalt alloy, iron-nickel-cobalt alloy.

【0018】本発明の半導体素子収納用パッケージにお
いては、金属製蓋体3の下面の枠体2の開口に対向する
部位に沿って枠体2の内壁側に、下面の平坦部に対する
傾斜角αが30〜85°で、高さが0.02〜0.25mmの傾斜を
有する突起部3aを形成することが重要である。
In the package for accommodating a semiconductor element of the present invention, the inclination angle α with respect to the flat portion of the lower surface is formed on the inner wall side of the frame 2 along the portion of the lower surface of the metal lid 3 facing the opening of the frame 2. It is important to form a projection 3a having a slope of 30 to 85 ° and a height of 0.02 to 0.25 mm.

【0019】本発明の半導体素子収納用パッケージによ
れば、金属製蓋体3の下面の枠体2の開口に対向する部
位に沿って枠体2の内壁側に、下面の平坦部に対する傾
斜角αが30〜85°で、高さが0.02〜0.25mmの傾斜を有
する突起部3aを形成したことから、封止剤4と金属製
蓋体3との間にずりせん断方向の力に対する接着力が加
わるとともに外部からの機械的衝撃が突起部3aで効果
的に分散され、その結果、熱応力あるいは外部からの機
械的衝撃に対して枠体2と金属製蓋体3との接合破壊が
起こり難く、気密信頼性の良好な半導体素子収納用パッ
ケージとすることができる。
According to the semiconductor element housing package of the present invention, the inclination angle of the lower surface with respect to the flat portion of the lower surface is formed on the inner wall side of the frame 2 along the portion of the lower surface of the metal cover 3 facing the opening of the frame 2. [alpha] is 30 to 85 [deg.] and the height is 0.02 to 0.25 mm. Since the projection 3a having a slope is formed, the adhesive force between the sealing agent 4 and the metal lid 3 against the shearing shear force is applied. And the mechanical shock from the outside is effectively dispersed at the projections 3a. As a result, the joint failure between the frame 2 and the metal lid 3 occurs due to thermal stress or mechanical shock from the outside. It is difficult to provide a package for housing a semiconductor element which is difficult and has good airtight reliability.

【0020】なお、突起部3aの傾斜角αが30°未満の
場合、金属製蓋体3を枠体2から引き剥がす方向の外力
が加わった際にずりせん断方向の力に対する接合強度が
弱くなり、金属製蓋体3と枠体2とのの接合強度が向上
しなくなる傾向がある。また、突起部3aの傾斜角αが
85°を超えた場合、封止剤4と金属製蓋体3の間の応力
が傾斜角部に集中してしまい、外部からの機械的衝撃が
突起部3aで効果的に分散されなくなる傾向がある。従
って、突起部3aの金属製蓋体3の平坦部に対する傾斜
角αは30〜85°の範囲とすることが好ましい。
When the inclination angle α of the projection 3a is less than 30 °, the joining strength against the shearing shear force becomes weak when an external force in the direction of peeling the metal lid 3 from the frame 2 is applied. In addition, there is a tendency that the joining strength between the metal lid 3 and the frame 2 does not improve. Also, the inclination angle α of the projection 3a is
When the angle exceeds 85 °, the stress between the sealant 4 and the metal lid 3 tends to concentrate on the inclined portion, and the mechanical shock from the outside tends not to be effectively dispersed at the protrusion 3a. is there. Therefore, it is preferable that the inclination angle α of the projection 3a with respect to the flat portion of the metal lid 3 be in the range of 30 to 85 °.

【0021】また、突起部3aの高さが0.02mm未満の
場合、突起部3aの高さが後述する封止剤4の厚みとほ
ぼ同一となり応力を有効に分散することが困難となる傾
向があり、0.25mmを超えると一般的な薄型半導体装置
においては、ボンディングワイヤ8と接触しショートし
てしまう危険性がある。従って、突起部3aの高さは0.
02〜0.25mmの範囲とすることが好ましい。
When the height of the projection 3a is less than 0.02 mm, the height of the projection 3a is substantially the same as the thickness of the sealant 4 described later, and it tends to be difficult to effectively disperse the stress. If the thickness exceeds 0.25 mm, in a general thin semiconductor device, there is a risk of short-circuit due to contact with the bonding wire 8. Therefore, the height of the projection 3a is 0.
It is preferably in the range of 02 to 0.25 mm.

【0022】突起部3aは、金属製蓋体3の下面の枠体
2の開口部に対向する部位に沿って枠体2の内壁側に傾
斜を有する形状に設けられるが、枠体2と突起部3aの
間に封止剤4の液溜り9が形成されるように枠体2の内
壁近傍に形成されることが好ましい。
The protruding portion 3a is provided in a shape having a slope on the inner wall side of the frame 2 along a portion of the lower surface of the metal lid 3 opposed to the opening of the frame 2. It is preferable to form it near the inner wall of the frame 2 so that the liquid pool 9 of the sealant 4 is formed between the portions 3a.

【0023】また、突起部3aは、図1に示すような台
形状の他に枠状等の他の形状でも良く、金属性蓋体3の
軽量化・薄型化の観点からは枠状であることが特に好ま
しい。
The projection 3a may have a trapezoidal shape as shown in FIG. 1 or another shape such as a frame shape, and is frame-shaped from the viewpoint of reducing the weight and thickness of the metal lid 3. Is particularly preferred.

【0024】なお、枠状の突起部3aの断面形状は、三
角形・台形等種々の形状が用いられ、さらに、図3・図
4に金属製蓋体3の要部断面図で示すように、突起部3
aの反対側に凹部を有する台形状・円弧状であってもよ
い。
Various shapes such as a triangle and a trapezoid are used for the cross-sectional shape of the frame-shaped protrusion 3a. Further, as shown in the main part cross-sectional views of the metal lid 3 in FIGS. Projection 3
It may be trapezoidal / arc-shaped having a concave portion on the side opposite to a.

【0025】このような金属製蓋体3は、例えば鉄−ニ
ッケル合金から成る場合であれば、鉄−ニッケル合金の
インゴット(塊)を圧延し板状にしたものを、所定の突
起形状に対応して製作したプレス金型により圧縮プレス
成形するとともに、従来周知の打抜き加工法により所定
の寸法に形成される。または、ケミカルエッチングによ
り突起部3aの形成および所定の外寸への成形も可能で
ある。
When such a metal lid 3 is made of, for example, an iron-nickel alloy, an ingot (lump) of an iron-nickel alloy rolled into a plate shape is formed in a shape corresponding to a predetermined projection shape. In addition to press-molding with a press die manufactured in this way, it is formed into a predetermined size by a conventionally known punching method. Alternatively, it is also possible to form the projections 3a and form them into predetermined outer dimensions by chemical etching.

【0026】なお、金属製蓋体3が鉄−ニッケル合金・
鉄−コバルト合金・鉄−ニッケル−コバルト合金等の鉄
合金から成る場合は、金属製蓋体3の腐蝕防止のため
に、その表面をニッケルや金・半田等の各種金属めっき
により被覆することが好ましい。
The metal lid 3 is made of an iron-nickel alloy.
When made of an iron alloy such as an iron-cobalt alloy or an iron-nickel-cobalt alloy, the surface of the metal lid 3 may be coated with various metal platings such as nickel, gold, and solder to prevent corrosion. preferable.

【0027】また、封止剤4は、枠体2と金属製蓋体3
とを接合する機能を有し、ガラス・樹脂接着剤・ろう材
等からなる。
The sealant 4 comprises the frame 2 and the metal lid 3.
And has a function of bonding with a glass, a resin adhesive, a brazing material, or the like.

【0028】封止剤4は、応力緩和の観点からは、低弾
性である樹脂接着剤が好ましく、枠体2あるいは金属製
蓋体3の接合部に従来周知のスクリーン印刷法等を採用
して印刷・塗布した後、加熱・乾燥するとともに両者の
接合部分を重ねあわせて加圧・加熱することにより、枠
体2と金属製蓋体3とを強固に接合することができる。
The sealant 4 is preferably a resin adhesive having low elasticity from the viewpoint of stress relaxation, and a conventionally well-known screen printing method or the like is employed for the joint of the frame 2 or the metal lid 3. After the printing and application, the frame 2 and the metal lid 3 can be firmly joined by heating and drying, and by superimposing and pressurizing and heating the joined portions.

【0029】封止剤4は、硬化後の厚みが1〜50μmの
範囲であることが好ましく、1μm未満であると応力緩
和が有効に働かなくなる傾向があり、また、50μmを超
えると封止剤4の透湿量が増加し、半導体素子7が水分
により劣化しやすくなる傾向がある。従って、封止剤4
は、硬化後の厚みが1〜50μmの範囲であることが好ま
しい。
The thickness of the sealing agent 4 after curing is preferably in the range of 1 to 50 μm, and if it is less than 1 μm, the stress relaxation tends to be ineffective, and if it exceeds 50 μm, the sealing agent 4 increases, and the semiconductor element 7 tends to be easily deteriorated by moisture. Therefore, the sealant 4
Is preferably in the range of 1 to 50 μm after curing.

【0030】このような封止剤4としては、耐湿性ある
いは接合強度の観点からは緻密な3次元網目構造を有す
る熱硬化性のエポキシ系樹脂接着剤が特に好ましく、ビ
スフェノールA型エポキシ樹脂やビスフェノールA変性
エポキシ樹脂・ビスフェノールF型エポキシ樹脂・フェ
ノールノボラック型エポキシ樹脂・クレゾールノボラッ
ク型エポキシ樹脂・特殊ノボラック型エポキシ樹脂・フ
ェノール誘導体エポキシ樹脂・ビフェノール骨格型エポ
キシ樹脂等のエポキシ樹脂にイミダゾール系・アミン系
・リン系・ヒドラジン系・イミダゾールアダクト系・ア
ミンアダクト系・カチオン重合系・ジシアンジアミド系
等の硬化剤を添加したものが用いられる。
As such a sealant 4, a thermosetting epoxy resin adhesive having a dense three-dimensional network structure is particularly preferable from the viewpoint of moisture resistance or bonding strength, and bisphenol A type epoxy resin and bisphenol A A-modified epoxy resin, bisphenol F type epoxy resin, phenol novolak type epoxy resin, cresol novolak type epoxy resin, special novolak type epoxy resin, phenol derivative epoxy resin, biphenol skeleton type epoxy resin, etc. What added the hardening | curing agent of phosphorus type | system | group, hydrazine type | system | group, imidazole adduct type | system | group, amine adduct type | system | group, cationic polymerization type | system | group, dicyandiamide type | system | group, etc. is used.

【0031】なお、2種類以上のエポキシ樹脂を混合し
て用いてもよく、さらに軟質微粒子を添加することによ
り、さらにエポキシ系樹脂接着剤の弾性率を低下させる
ことが可能となる。このような軟質微粒子としては、例
えばシリコンゴムやシリコンレジン・LDPE・HDP
E・PMMA・架橋PMMA・ポリスチレン・架橋ポリ
スチレン・エチレン−アクリル共重合・ポリメタクリル
酸エチル・ブチルアクリレート・ウレタン等のプラスチ
ック粉末が用いられる。
Incidentally, two or more kinds of epoxy resins may be used as a mixture, and the elastic modulus of the epoxy resin adhesive can be further reduced by adding soft fine particles. Such soft fine particles include, for example, silicone rubber, silicone resin, LDPE, HDP
Plastic powders such as E • PMMA • crosslinked PMMA • polystyrene • crosslinked polystyrene • ethylene-acrylic copolymer • polyethyl methacrylate • butyl acrylate • urethane are used.

【0032】また、封止剤4に導電性の充填剤を含有さ
せるとともに、図5に断面図で示すように枠体2の上面
に、搭載部1aを取り囲み絶縁基体1に被着形成された
配線導体層5と電気的に接続する枠状導体層6を被着形
成することにより、金属製蓋体3と配線導体層5とが電
気的に接続され、外部への電磁波の放射を防ぐシールド
効果や外部からの電磁波の侵入を防止するイミュニティ
効果が良好に得られる半導体素子収納用パッケージとす
ることができる。
In addition, the sealing material 4 contains a conductive filler and is formed on the insulating substrate 1 so as to surround the mounting portion 1a on the upper surface of the frame 2 as shown in the sectional view of FIG. By forming a frame-shaped conductor layer 6 that is electrically connected to the wiring conductor layer 5, the metal lid 3 and the wiring conductor layer 5 are electrically connected to each other, and a shield that prevents electromagnetic wave radiation to the outside. It is possible to obtain a semiconductor element housing package that can obtain good effects and an immunity effect of preventing invasion of electromagnetic waves from the outside.

【0033】枠状導体層6は、タングステン・モリブデ
ン・マンガン等の高融点金属粉末に適当な有機溶剤・溶
媒・可塑剤等を添加混合して得た金属ペーストを従来周
知のスクリーン印刷法等の厚膜手法を採用して枠体2と
なるセラミックグリーンシートにあらかじめ印刷塗布し
ておき、これをセラミックグリーンシートと同時に焼成
することによって枠体2の上面に所定パターンに被着形
成される。
The frame-shaped conductor layer 6 is formed by adding a suitable organic solvent, a solvent, a plasticizer, etc. to a high melting point metal powder such as tungsten, molybdenum, manganese, etc. and mixing the paste with a conventionally known screen printing method or the like. A thick film method is employed to print and coat the ceramic green sheet to be the frame 2 in advance, and this is baked at the same time as the ceramic green sheet, thereby forming a predetermined pattern on the upper surface of the frame 2.

【0034】また、封止剤4に含有される導電性の充填
剤としては、例えばアクリル系樹脂やフェノール系樹脂
・ウレタン系樹脂・ベンゾグアナミン樹脂・メラミン系
樹脂・ポリジビニルベンゼン・ポリスチレン樹脂等の各
種有機系樹脂材料を核にもち、表層にニッケル・金・銀
・銅等の導電性材料を被覆した粒子やカーボン粉末ある
いはニッケル・金・銀・銅・半田等の金属粉末等が用い
られる。
Examples of the conductive filler contained in the sealant 4 include various resins such as acrylic resin, phenol resin, urethane resin, benzoguanamine resin, melamine resin, polydivinylbenzene, and polystyrene resin. Particles having an organic resin material as a core and a surface layer coated with a conductive material such as nickel, gold, silver, or copper, carbon powder, or metal powder such as nickel, gold, silver, copper, or solder are used.

【0035】なお、導電性の充填剤としては、平均粒径
が0.1〜30μmの充填剤を0.5〜200重量%含有させるこ
とが好ましく、平均粒径が0.1μm未満では封止剤4の
導通抵抗高くなり、金属製蓋体3と枠状導体層6との電
気的接続が困難となる傾向があり、また、30μmを超え
ると加圧しながら加熱硬化する際の加重で導電性粒子が
大きく変形して金属被膜が破損し、良好な導電性を得ら
れなくなる傾向がある。したがって、導電性の充填剤の
平均粒径は0.1〜30μmの範囲が好ましい。
The conductive filler preferably contains 0.5 to 200% by weight of a filler having an average particle size of 0.1 to 30 μm. Therefore, the electrical connection between the metal lid 3 and the frame-shaped conductor layer 6 tends to be difficult, and when the thickness exceeds 30 μm, the conductive particles are greatly deformed by the load when heated and cured while applying pressure. As a result, there is a tendency that the metal coating is broken and good conductivity cannot be obtained. Therefore, the average particle size of the conductive filler is preferably in the range of 0.1 to 30 μm.

【0036】さらに、導電性の充填剤の含有量が0.5重
量%未満では、封止剤4の導電性が低下する傾向があ
り、また、200重量%を超えると封止剤4の濡れ性が低
下する傾向がある。したがって、導電性の充填剤の含有
量は0.5〜200重量%の範囲が好ましい。
Further, when the content of the conductive filler is less than 0.5% by weight, the conductivity of the sealant 4 tends to decrease, and when it exceeds 200% by weight, the wettability of the sealant 4 is reduced. Tends to decrease. Therefore, the content of the conductive filler is preferably in the range of 0.5 to 200% by weight.

【0037】かくして本発明の半導体素子収納用パッケ
ージによれば、枠体2を有する絶縁基体1の搭載部1a
に半導体素子7をガラス・樹脂・ろう材等から成る接着
剤を介して接着固定するとともに半導体素子7の各電極
をボンディングワイヤ8により配線導体層5に接続さ
せ、しかる後、枠体2と金属製蓋体3とを封止剤4を介
して接続して絶縁基体1と枠体2と金属製蓋体3とから
成る容器の内部に半導体素子7を気密に収容することに
よって最終製品としての半導体装置が完成する。
Thus, according to the package for housing a semiconductor element of the present invention, the mounting portion 1a of the insulating base 1 having the frame 2
The semiconductor element 7 is bonded and fixed via an adhesive made of glass, resin, brazing material, or the like, and each electrode of the semiconductor element 7 is connected to the wiring conductor layer 5 by a bonding wire 8. The lid 3 is connected via a sealant 4 and the semiconductor element 7 is hermetically accommodated in a container formed of the insulating base 1, the frame 2 and the metal lid 3, thereby providing a final product. The semiconductor device is completed.

【0038】なお、本発明は上述の実施の形態に限定さ
れるものではなく、本発明の要旨を逸脱しない範囲であ
れば種々の変更は可能であり、例えば、半導体素子7と
配線導体5との電気的接続を半田バンプ等の導電性接続
部材で行なっても良い。
It should be noted that the present invention is not limited to the above-described embodiment, and various changes can be made without departing from the spirit of the present invention. May be electrically connected by a conductive connection member such as a solder bump.

【0039】[0039]

【発明の効果】本発明の半導体素子収納用パッケージに
よれば、金属製蓋体の下面の枠体の開口に対向する部位
に沿って枠体の内壁側に、下面の平坦部に対する傾斜角
が30〜85°で、高さが0.02〜0.25mmの傾斜を有する突
起部を形成したことから、枠体と金属製蓋体とを接合し
た際に、封止剤と金属製蓋体との間にずりせん断方向の
力に対する接着力が加わるとともに外部からの機械的衝
撃が突起部で効果的に分散されることから接合が非常に
強固なものとなり、その結果、熱応力あるいは外部から
の機械的衝撃に対して枠体と金属製蓋体との接合破壊が
起こり難く、気密信頼性の良好な半導体素子収納用パッ
ケージとすることができる。
According to the semiconductor device housing package of the present invention, the inclination angle of the lower surface with respect to the flat portion is formed on the inner wall side of the frame along the portion of the lower surface of the metal lid facing the opening of the frame. Since a projection having a slope of 30 to 85 ° and a height of 0.02 to 0.25 mm was formed, when the frame body and the metal lid were joined, the gap between the sealant and the metal lid was Adhesive force against shear force in the shear direction is applied, and the mechanical shock from the outside is effectively dispersed at the projections, so that the joining becomes very strong, resulting in thermal stress or mechanical stress from the outside. It is possible to provide a package for housing a semiconductor element having good airtight reliability, in which the joint between the frame and the metal lid hardly breaks due to an impact.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の半導体素子収納用パッケージの実施の
形態の一例を示す断面図である。
FIG. 1 is a cross-sectional view showing an example of an embodiment of a semiconductor element storage package according to the present invention.

【図2】図1に示す半導体素子収納用パッケージの要部
断面図である。
FIG. 2 is a cross-sectional view of a main part of the package for housing a semiconductor element shown in FIG. 1;

【図3】本発明の半導体素子収納用パッケージにおける
金属製蓋体の他の実施例を示す要部断面図である。
FIG. 3 is a cross-sectional view of a main part showing another embodiment of the metal lid in the semiconductor element housing package of the present invention.

【図4】本発明の半導体素子収納用パッケージにおける
金属製蓋体のさらに他の実施例を示す要部断面図であ
る。
FIG. 4 is a cross-sectional view of a main part showing still another embodiment of the metal lid in the semiconductor element housing package of the present invention.

【図5】本発明の半導体素子収納用パッケージの他の実
施例を示す断面図である。
FIG. 5 is a cross-sectional view showing another embodiment of the semiconductor device housing package of the present invention.

【符号の説明】[Explanation of symbols]

1・・・・・・絶縁基体 1a・・・・・・搭載部 2・・・・・・枠体 3・・・・・・金属製蓋体 3a・・・・・・突起部 4・・・・・・封止剤 5・・・・・・配線導体層 7・・・・・・半導体素子 DESCRIPTION OF SYMBOLS 1 ... Insulating base 1a ... Mounting part 2 ... Frame body 3 ... Metal lid 3a ... Projection part 4 ... ···· Encapsulant 5 ····· Wiring conductor layer 7 ····· Semiconductor element

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 上面に半導体素子の搭載部を有する絶縁
基体と、該絶縁基体の上面に前記搭載部を取り囲むよう
に接合された枠体と、該枠体の上面に封止剤を介して接
合される略平板状の金属製蓋体とからなる半導体素子収
納用パッケージであって、前記金属製蓋体は、下面の前
記枠体の開口に対向する部位に沿って前記枠体の内壁側
に、前記下面の平坦部に対する傾斜角が30〜85°
で、高さが0.02〜0.25mmの傾斜を有する突起
部を形成してあることを特徴とする半導体素子収納用パ
ッケージ。
1. An insulating base having a mounting portion for a semiconductor element on an upper surface, a frame joined to the upper surface of the insulating base so as to surround the mounting portion, and an upper surface of the frame via a sealant. A package for a semiconductor element, comprising a substantially flat metal lid to be joined, wherein the metal lid is located on the inner wall side of the frame along a portion of the lower surface facing the opening of the frame. The inclination angle of the lower surface with respect to the flat portion is 30 to 85 °.
And a projection having a height of 0.02 to 0.25 mm with a slope formed therein.
【請求項2】 前記突起部を枠状に設けたことを特徴と
する請求項1記載の半導体素子収納用パッケージ。
2. The package for accommodating a semiconductor element according to claim 1, wherein said projection is provided in a frame shape.
【請求項3】 前記封止剤がエポキシ系樹脂接着剤であ
ることを特徴とする請求項1または請求項2記載の半導
体素子収納用パッケージ。
3. The package according to claim 1, wherein the sealing agent is an epoxy resin adhesive.
【請求項4】 前記エポキシ系樹脂接着剤が導電性の充
填材を含有することを特徴とする請求項3記載の半導体
素子収納用パッケージ。
4. The package according to claim 3, wherein the epoxy resin adhesive contains a conductive filler.
JP2000342409A 2000-11-09 2000-11-09 Package for accommodating semiconductor element Pending JP2002151613A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000342409A JP2002151613A (en) 2000-11-09 2000-11-09 Package for accommodating semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000342409A JP2002151613A (en) 2000-11-09 2000-11-09 Package for accommodating semiconductor element

Publications (1)

Publication Number Publication Date
JP2002151613A true JP2002151613A (en) 2002-05-24

Family

ID=18816972

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000342409A Pending JP2002151613A (en) 2000-11-09 2000-11-09 Package for accommodating semiconductor element

Country Status (1)

Country Link
JP (1) JP2002151613A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004047576A (en) * 2002-07-09 2004-02-12 Kyocera Corp Package lid for high-frequency circuit, its manufacturing method, and package for high frequency circuit
JP2008135727A (en) * 2006-10-24 2008-06-12 Kyocera Corp Package for housing electronic components
JP2008147243A (en) * 2006-12-06 2008-06-26 Olympus Corp Hermetic sealing apparatus
JP2010103244A (en) * 2008-10-22 2010-05-06 Sony Corp Semiconductor device, and method of manufacturing the same
CN108520866A (en) * 2018-04-27 2018-09-11 宁波江丰电子材料股份有限公司 Welding structure and semiconductor device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004047576A (en) * 2002-07-09 2004-02-12 Kyocera Corp Package lid for high-frequency circuit, its manufacturing method, and package for high frequency circuit
JP2008135727A (en) * 2006-10-24 2008-06-12 Kyocera Corp Package for housing electronic components
JP2008147243A (en) * 2006-12-06 2008-06-26 Olympus Corp Hermetic sealing apparatus
JP2010103244A (en) * 2008-10-22 2010-05-06 Sony Corp Semiconductor device, and method of manufacturing the same
US8334591B2 (en) 2008-10-22 2012-12-18 Sony Corporation Semiconductor device and method of manufacturing the same
CN108520866A (en) * 2018-04-27 2018-09-11 宁波江丰电子材料股份有限公司 Welding structure and semiconductor device

Similar Documents

Publication Publication Date Title
EP0528684B1 (en) Thin type semiconductor device
CN106463515B (en) Substrate for mounting imaging element and imaging device
US10720394B2 (en) Electronic component mounting board and electronic device
JP2002151613A (en) Package for accommodating semiconductor element
JP2002151614A (en) Package for accommodating semiconductor element
JP2005101580A (en) Module with built-in circuit components, and its manufacturing method
JP2001308217A (en) Semiconductor device
JP4384348B2 (en) Package for storing semiconductor elements
JP2002261178A (en) Package for encapsulating semiconductor device
JP3526508B2 (en) Package for storing semiconductor elements
JP2002289721A (en) Package for storing semiconductor element
JP2002009185A (en) Semiconductor, device
JP4422883B2 (en) Semiconductor device
JP4614594B2 (en) Electronic component storage package
JP2003152021A (en) Semiconductor device and method for manufacturing the same, circuit board, and electronic equipment
JP3935054B2 (en) Wiring board
JP2003218256A (en) Package for accommodating electronic component
JP4310631B2 (en) Semiconductor device, circuit board and electronic equipment
JP3305574B2 (en) Wiring board
JP2003347449A (en) Package for housing semiconductor element and semiconductor device
JP3477091B2 (en) Method for manufacturing semiconductor device
JPH08148599A (en) Semiconductor-element storing package
JP3605235B2 (en) Manufacturing method of wiring board
JP2002110703A (en) Package for electronic component housing
JPH08316363A (en) Package for semiconductor element

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070912

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090825

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090901

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100105