JP2001513302A - 位相同期ループの同期状態検出器 - Google Patents
位相同期ループの同期状態検出器Info
- Publication number
- JP2001513302A JP2001513302A JP53350799A JP53350799A JP2001513302A JP 2001513302 A JP2001513302 A JP 2001513302A JP 53350799 A JP53350799 A JP 53350799A JP 53350799 A JP53350799 A JP 53350799A JP 2001513302 A JP2001513302 A JP 2001513302A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- logic
- circuit
- control signal
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S331/00—Oscillators
- Y10S331/02—Phase locked loop having lock indicating or detecting means
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/995,471 US5969576A (en) | 1997-12-22 | 1997-12-22 | Phase locked loop lock condition detector |
| US08/995,471 | 1997-12-22 | ||
| PCT/IB1998/001575 WO1999033180A1 (en) | 1997-12-22 | 1998-10-08 | A phase locked loop lock condition detector |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001513302A true JP2001513302A (ja) | 2001-08-28 |
| JP2001513302A5 JP2001513302A5 (https=) | 2006-03-02 |
Family
ID=25541849
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP53350799A Ceased JP2001513302A (ja) | 1997-12-22 | 1998-10-08 | 位相同期ループの同期状態検出器 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5969576A (https=) |
| EP (1) | EP0962055A1 (https=) |
| JP (1) | JP2001513302A (https=) |
| WO (1) | WO1999033180A1 (https=) |
Families Citing this family (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5815041A (en) * | 1996-04-12 | 1998-09-29 | Silicon Image, Inc. | High-speed and high-precision phase locked loop having phase detector with dynamic logic structure |
| KR100338460B1 (ko) * | 1999-01-22 | 2002-05-30 | 조동일 | 루프 센서를 이용한 차량 검지 장치 |
| US6404289B1 (en) | 2000-12-22 | 2002-06-11 | Atheros Communications, Inc. | Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider |
| US6930628B2 (en) * | 2001-05-03 | 2005-08-16 | Coreoptics, Inc. | Amplitude detection for controlling the decision instant for sampling as a data flow |
| DE10122702C2 (de) * | 2001-05-10 | 2003-08-21 | Infineon Technologies Ag | Verfahren und Vorrichtung zum Erzeugen eines zweiten Signals mit einem auf einem zweiten Takt basierenden Takt aus einem ersten Signal mit einem ersten Takt |
| JP4545985B2 (ja) * | 2001-05-17 | 2010-09-15 | ルネサスエレクトロニクス株式会社 | ロック検出回路および位相同期ループ回路 |
| US6483361B1 (en) * | 2001-05-18 | 2002-11-19 | National Semiconductor Corporation | Lock detector for determining phase lock condition in PLL on a period-by-period basis according to desired phase error |
| US6762631B1 (en) * | 2001-11-06 | 2004-07-13 | National Semiconductor Corporation | Lock detection circuit for a phase locked loop circuit |
| US6807498B2 (en) * | 2002-02-22 | 2004-10-19 | Texas Instruments Incorporated | Method for measuring PLL lock time |
| US6670834B1 (en) * | 2002-09-12 | 2003-12-30 | Lsi Logic Corporation | Digital lock detect for dithering phase lock loops |
| KR100510519B1 (ko) * | 2003-02-05 | 2005-08-26 | 삼성전자주식회사 | 향상된 위상 락/언락 검출 기능을 가지는 pll |
| US6927635B2 (en) * | 2003-08-14 | 2005-08-09 | Toshiba America Electronic Components, Inc. | Lock detectors having a narrow sensitivity range |
| CN100395957C (zh) * | 2004-04-27 | 2008-06-18 | 华为技术有限公司 | 锁相环检测装置 |
| US7424082B2 (en) * | 2004-08-11 | 2008-09-09 | Micron Technology, Inc. | Digital lock detector for PLL |
| US7015725B1 (en) * | 2004-12-06 | 2006-03-21 | Faraday Technology Corp. | Delay-locked loop device capable of anti-false-locking |
| US7157978B2 (en) * | 2005-04-08 | 2007-01-02 | Via Telecom Co., Ltd. | Method and system for a lock detector for a phase-locked loop |
| KR100682830B1 (ko) * | 2005-08-10 | 2007-02-15 | 삼성전자주식회사 | 락 검출기 및 이를 구비하는 지연 동기 루프 |
| US7620126B2 (en) * | 2005-09-27 | 2009-11-17 | International Business Machines Corporation | Method and apparatus for detecting frequency lock in a system including a frequency synthesizer |
| US7590194B2 (en) * | 2005-09-27 | 2009-09-15 | International Business Machines Corporation | Information handling system capable of detecting frequency lock of signals downstream from a signal synthesized by frequency synthesizer |
| US8736323B2 (en) * | 2007-01-11 | 2014-05-27 | International Business Machines Corporation | Method and apparatus for on-chip phase error measurement to determine jitter in phase-locked loops |
| KR101020513B1 (ko) * | 2008-09-04 | 2011-03-09 | 한국전자통신연구원 | 락 검출 회로 및 락 검출 방법 |
| EP3285401B1 (en) * | 2016-08-19 | 2020-01-29 | Aselsan Elektronik Sanayi ve Ticaret Anonim Sirketi | A system and a method for detecting loss of phase lock |
| US10860320B1 (en) | 2016-12-06 | 2020-12-08 | Gsi Technology, Inc. | Orthogonal data transposition system and method during data transfers to/from a processing array |
| US10943648B1 (en) | 2016-12-06 | 2021-03-09 | Gsi Technology, Inc. | Ultra low VDD memory cell with ratioless write port |
| US10847213B1 (en) | 2016-12-06 | 2020-11-24 | Gsi Technology, Inc. | Write data processing circuits and methods associated with computational memory cells |
| US10770133B1 (en) | 2016-12-06 | 2020-09-08 | Gsi Technology, Inc. | Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits |
| US11227653B1 (en) | 2016-12-06 | 2022-01-18 | Gsi Technology, Inc. | Storage array circuits and methods for computational memory cells |
| US10847212B1 (en) | 2016-12-06 | 2020-11-24 | Gsi Technology, Inc. | Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers |
| US10891076B1 (en) | 2016-12-06 | 2021-01-12 | Gsi Technology, Inc. | Results processing circuits and methods associated with computational memory cells |
| US10777262B1 (en) | 2016-12-06 | 2020-09-15 | Gsi Technology, Inc. | Read data processing circuits and methods associated memory cells |
| US10998040B2 (en) | 2016-12-06 | 2021-05-04 | Gsi Technology, Inc. | Computational memory cell and processing array device using the memory cells for XOR and XNOR computations |
| US10854284B1 (en) | 2016-12-06 | 2020-12-01 | Gsi Technology, Inc. | Computational memory cell and processing array device with ratioless write port |
| US10860318B2 (en) | 2016-12-06 | 2020-12-08 | Gsi Technology, Inc. | Computational memory cell and processing array device using memory cells |
| US10958272B2 (en) | 2019-06-18 | 2021-03-23 | Gsi Technology, Inc. | Computational memory cell and processing array device using complementary exclusive or memory cells |
| US10930341B1 (en) | 2019-06-18 | 2021-02-23 | Gsi Technology, Inc. | Processing array device that performs one cycle full adder operation and bit line read/write logic features |
| US10877731B1 (en) | 2019-06-18 | 2020-12-29 | Gsi Technology, Inc. | Processing array device that performs one cycle full adder operation and bit line read/write logic features |
| CN114421957B (zh) * | 2022-03-29 | 2022-08-16 | 长芯盛(武汉)科技有限公司 | 一种失锁检测电路和失锁检测方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB8522998D0 (en) * | 1985-09-18 | 1985-10-23 | Plessey Co Plc | Phase comparator lock detect circuit |
| US5189379A (en) * | 1989-11-16 | 1993-02-23 | Fujitsu Limited | Pulse width detecting circuit and PLL synthesizer circuit using the same |
| JP3232351B2 (ja) * | 1993-10-06 | 2001-11-26 | 三菱電機株式会社 | デジタル回路装置 |
| US5530383A (en) * | 1994-12-05 | 1996-06-25 | May; Michael R. | Method and apparatus for a frequency detection circuit for use in a phase locked loop |
| US5821817A (en) * | 1997-06-16 | 1998-10-13 | The United States Of America As Represented By The Secretary Of The Army | Fast-locking low-noise phase-locked loop |
-
1997
- 1997-12-22 US US08/995,471 patent/US5969576A/en not_active Expired - Lifetime
-
1998
- 1998-10-08 JP JP53350799A patent/JP2001513302A/ja not_active Ceased
- 1998-10-08 WO PCT/IB1998/001575 patent/WO1999033180A1/en not_active Ceased
- 1998-10-08 EP EP98945469A patent/EP0962055A1/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| WO1999033180A1 (en) | 1999-07-01 |
| US5969576A (en) | 1999-10-19 |
| EP0962055A1 (en) | 1999-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001513302A (ja) | 位相同期ループの同期状態検出器 | |
| US6731667B1 (en) | Zero-delay buffer circuit for a spread spectrum clock system and method therefor | |
| EP2757692B1 (en) | Synthesizer with lock detector and method of operation thereof | |
| US6240152B1 (en) | Apparatus and method for switching frequency modes in a phase locked loop system | |
| US5530383A (en) | Method and apparatus for a frequency detection circuit for use in a phase locked loop | |
| CA2220622C (en) | Method and circuit for built in self test of phase locked loops | |
| US7084681B2 (en) | PLL lock detection circuit using edge detection and a state machine | |
| US5909130A (en) | Digital lock detector for phase-locked loop | |
| US4837781A (en) | Phase locked loop clock synchronizer and signal detector | |
| US6864729B2 (en) | Mode switching method for PLL circuit and mode control circuit for PLL circuit | |
| US6744838B1 (en) | PLL lock detector | |
| US7095259B2 (en) | Reducing metastable-induced errors from a frequency detector that is used in a phase-locked loop | |
| US7676014B2 (en) | Digital lock detector for phase-locked loop | |
| KR960012921B1 (ko) | 위상 록 루프 회로 | |
| US7250803B2 (en) | PLL output clock stabilization circuit | |
| US6954510B2 (en) | Phase-locked loop lock detector circuit and method of lock detection | |
| US11239849B2 (en) | Locked loop circuit and method with multi-phase synchronization | |
| US20010028693A1 (en) | Method and circuit for glithch-free changing of clocks having different phases | |
| JP4718388B2 (ja) | 周波数比較回路、pll周波数シンセサイザテスト回路及びそのテスト方法 | |
| US20100176845A1 (en) | Method for detecting the locking of a phase-locked loop and associated device | |
| JPH03206725A (ja) | Pllロック検出回路 | |
| JP4718387B2 (ja) | 周波数比較回路、pll周波数シンセサイザテスト回路及びそのテスト方法 | |
| KR100629519B1 (ko) | 간헐 데이터 패킷 수신용 클럭 발생 장치 및 방법 | |
| KR20020042161A (ko) | 피엘엘(pll) 회로의 록 검출 회로 | |
| TW202426749A (zh) | 鎖相偵測器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051007 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051007 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080228 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080311 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20080331 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080602 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081007 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20081021 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090107 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090216 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090209 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090323 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090305 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090804 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090806 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090915 |
|
| A045 | Written measure of dismissal of application [lapsed due to lack of payment] |
Free format text: JAPANESE INTERMEDIATE CODE: A045 Effective date: 20100126 |