|
JP4054142B2
(ja)
*
|
1999-09-28 |
2008-02-27 |
富士通株式会社 |
スピンバルブ型磁気抵抗効果型素子
|
|
US20050167657A1
(en)
*
|
2000-03-09 |
2005-08-04 |
Nickel Janice H. |
Multi-bit magnetic memory cells
|
|
US6731473B2
(en)
*
|
2000-04-12 |
2004-05-04 |
Seagate Technology Llc |
Dual pseudo spin valve heads
|
|
JP3550533B2
(ja)
*
|
2000-07-06 |
2004-08-04 |
株式会社日立製作所 |
磁界センサー、磁気ヘッド、磁気記録再生装置及び磁気記憶素子
|
|
US6603713B1
(en)
|
2000-07-28 |
2003-08-05 |
Terastor Corporation |
Optical disk drives with thermomagnetic writing and magnetoresistive reading
|
|
JP3260741B1
(ja)
*
|
2000-08-04 |
2002-02-25 |
ティーディーケイ株式会社 |
磁気抵抗効果装置およびその製造方法ならびに薄膜磁気ヘッドおよびその製造方法
|
|
JP2002124719A
(ja)
*
|
2000-08-04 |
2002-04-26 |
Tdk Corp |
磁気抵抗効果装置およびその製造方法ならびに薄膜磁気ヘッドおよびその製造方法
|
|
US6721131B2
(en)
|
2001-03-15 |
2004-04-13 |
Seagate Technology Llc |
Composite write pole for a magnetic recording head
|
|
US7289303B1
(en)
*
|
2001-04-05 |
2007-10-30 |
Western Digital (Fremont), Llc |
Spin valve sensors having synthetic antiferromagnet for longitudinal bias
|
|
US6744086B2
(en)
|
2001-05-15 |
2004-06-01 |
Nve Corporation |
Current switched magnetoresistive memory cell
|
|
US6667682B2
(en)
|
2001-12-26 |
2003-12-23 |
Honeywell International Inc. |
System and method for using magneto-resistive sensors as dual purpose sensors
|
|
US6865062B2
(en)
|
2002-03-21 |
2005-03-08 |
International Business Machines Corporation |
Spin valve sensor with exchange biased free layer and antiparallel (AP) pinned layer pinned without a pinning layer
|
|
US6785102B2
(en)
*
|
2002-04-18 |
2004-08-31 |
Hitachi Global Storage Technologies Netherlands B.V. |
Spin valve sensor with dual self-pinned AP pinned layer structures
|
|
US6813115B2
(en)
*
|
2002-04-18 |
2004-11-02 |
Seagate Technology Llc |
Perpendicular magnetic recording head with improved write field gradient
|
|
US6801412B2
(en)
|
2002-04-19 |
2004-10-05 |
International Business Machines Corporation |
Method and apparatus for improved pinning strength for self-pinned giant magnetoresistive heads
|
|
US6927073B2
(en)
*
|
2002-05-16 |
2005-08-09 |
Nova Research, Inc. |
Methods of fabricating magnetoresistive memory devices
|
|
US6680828B2
(en)
*
|
2002-06-07 |
2004-01-20 |
International Business Machines Corporation |
Differential GMR head system and method using self-pinned layer
|
|
US6713800B2
(en)
*
|
2002-06-27 |
2004-03-30 |
Seagate Technology Llc |
Magnetoresistive sensor with reduced side-reading effect
|
|
US6781798B2
(en)
*
|
2002-07-15 |
2004-08-24 |
International Business Machines Corporation |
CPP sensor with dual self-pinned AP pinned layer structures
|
|
US6888742B1
(en)
*
|
2002-08-28 |
2005-05-03 |
Grandis, Inc. |
Off-axis pinned layer magnetic element utilizing spin transfer and an MRAM device using the magnetic element
|
|
US7016163B2
(en)
*
|
2003-02-20 |
2006-03-21 |
Honeywell International Inc. |
Magnetic field sensor
|
|
JP4419408B2
(ja)
*
|
2003-03-14 |
2010-02-24 |
Ｔｄｋ株式会社 |
磁気抵抗効果素子および磁気メモリデバイス
|
|
US7916435B1
(en)
|
2003-05-02 |
2011-03-29 |
Hitachi Global Storage Technologies Netherlands B.V. |
Magnetic tunnel transistor having a base structure that provides polarization of unpolarized electrons from an emitter based upon a magnetic orientation of a free layer and a self-pinned layer
|
|
US7230804B2
(en)
*
|
2003-05-02 |
2007-06-12 |
Hitachi Global Storage Technologies Netherlands B.V. |
Method and apparatus for providing a magnetic tunnel transistor with a self-pinned emitter
|
|
US7064935B2
(en)
*
|
2003-06-17 |
2006-06-20 |
Hitachi Global Storage Technologies Netherland B.V. |
Magnetoresistive sensor having leads with vertical end walls
|
|
US7019950B2
(en)
*
|
2003-06-17 |
2006-03-28 |
Hitachi Global Storage Technologies, Netherlands, B.V. |
Magnetoresistive sensor having bias magnets with steep endwalls
|
|
US6989975B2
(en)
*
|
2003-06-18 |
2006-01-24 |
Hewlett-Packard Development Company, L.P. |
Magnetoresistive device including pinned structure with a layer that provides texture for pinning
|
|
US7092220B2
(en)
*
|
2003-07-29 |
2006-08-15 |
Hitachi Global Storage Technologies |
Apparatus for enhancing thermal stability, improving biasing and reducing damage from electrostatic discharge in self-pinned abutted junction heads having a first self-pinned layer extending under the hard bias layers
|
|
US7911832B2
(en)
*
|
2003-08-19 |
2011-03-22 |
New York University |
High speed low power magnetic devices based on current induced spin-momentum transfer
|
|
US8755222B2
(en)
|
2003-08-19 |
2014-06-17 |
New York University |
Bipolar spin-transfer switching
|
|
US7573737B2
(en)
*
|
2003-08-19 |
2009-08-11 |
New York University |
High speed low power magnetic devices based on current induced spin-momentum transfer
|
|
US7119997B2
(en)
*
|
2003-09-30 |
2006-10-10 |
Hitachi Global Storage Technologies Netherlands B.V. |
Spin valve sensor having an antiparallel (AP) self-pinned layer structure comprising cobalt for high magnetostriction
|
|
US7177122B2
(en)
*
|
2003-10-27 |
2007-02-13 |
Seagate Technology Llc |
Biasing for tri-layer magnetoresistive sensors
|
|
US7151653B2
(en)
*
|
2004-02-18 |
2006-12-19 |
Hitachi Global Technologies Netherlands B.V. |
Depositing a pinned layer structure in a self-pinned spin valve
|
|
US7463459B2
(en)
|
2004-02-18 |
2008-12-09 |
Hitachi Global Storage Technologies Netherlands B.V. |
Self-pinned read sensor design with enhanced lead stabilizing mechanism
|
|
US7268986B2
(en)
*
|
2004-03-31 |
2007-09-11 |
Hitachi Global Storage Technologies Netherlands B.V. |
Double tunnel junction using self-pinned center ferromagnet
|
|
US7538988B2
(en)
*
|
2004-09-30 |
2009-05-26 |
Hitachi Global Storage Technologies Netherlands B.V. |
Method and apparatus having improved magnetic read head sensors
|
|
US7636223B2
(en)
*
|
2005-01-10 |
2009-12-22 |
Hitachi Global Storage Technologies Netherlands B.V. |
Three terminal magnetic sensor having an in-stack longitudinal biasing layer structure and a self-pinned layer structure
|
|
US9812184B2
(en)
|
2007-10-31 |
2017-11-07 |
New York University |
Current induced spin-momentum transfer stack with dual insulating layers
|
|
US9082950B2
(en)
|
2012-10-17 |
2015-07-14 |
New York University |
Increased magnetoresistance in an inverted orthogonal spin transfer layer stack
|
|
US9082888B2
(en)
|
2012-10-17 |
2015-07-14 |
New York University |
Inverted orthogonal spin transfer layer stack
|
|
US8982613B2
(en)
|
2013-06-17 |
2015-03-17 |
New York University |
Scalable orthogonal spin transfer magnetic random access memory devices with reduced write error rates
|
|
US9263667B1
(en)
|
2014-07-25 |
2016-02-16 |
Spin Transfer Technologies, Inc. |
Method for manufacturing MTJ memory device
|
|
US9337412B2
(en)
|
2014-09-22 |
2016-05-10 |
Spin Transfer Technologies, Inc. |
Magnetic tunnel junction structure for MRAM device
|
|
US10468590B2
(en)
|
2015-04-21 |
2019-11-05 |
Spin Memory, Inc. |
High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory
|
|
US9728712B2
(en)
|
2015-04-21 |
2017-08-08 |
Spin Transfer Technologies, Inc. |
Spin transfer torque structure for MRAM devices having a spin current injection capping layer
|
|
US9853206B2
(en)
|
2015-06-16 |
2017-12-26 |
Spin Transfer Technologies, Inc. |
Precessional spin current structure for MRAM
|
|
US9773974B2
(en)
|
2015-07-30 |
2017-09-26 |
Spin Transfer Technologies, Inc. |
Polishing stop layer(s) for processing arrays of semiconductor elements
|
|
US10163479B2
(en)
|
2015-08-14 |
2018-12-25 |
Spin Transfer Technologies, Inc. |
Method and apparatus for bipolar memory write-verify
|
|
US9741926B1
(en)
|
2016-01-28 |
2017-08-22 |
Spin Transfer Technologies, Inc. |
Memory cell having magnetic tunnel junction and thermal stability enhancement layer
|
|
US11151042B2
(en)
|
2016-09-27 |
2021-10-19 |
Integrated Silicon Solution, (Cayman) Inc. |
Error cache segmentation for power reduction
|
|
US10546625B2
(en)
|
2016-09-27 |
2020-01-28 |
Spin Memory, Inc. |
Method of optimizing write voltage based on error buffer occupancy
|
|
US10360964B2
(en)
|
2016-09-27 |
2019-07-23 |
Spin Memory, Inc. |
Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device
|
|
US10460781B2
(en)
|
2016-09-27 |
2019-10-29 |
Spin Memory, Inc. |
Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank
|
|
US10437723B2
(en)
|
2016-09-27 |
2019-10-08 |
Spin Memory, Inc. |
Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device
|
|
US10991410B2
(en)
|
2016-09-27 |
2021-04-27 |
Spin Memory, Inc. |
Bi-polar write scheme
|
|
US11119910B2
(en)
|
2016-09-27 |
2021-09-14 |
Spin Memory, Inc. |
Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
|
|
US10446210B2
(en)
|
2016-09-27 |
2019-10-15 |
Spin Memory, Inc. |
Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers
|
|
US10628316B2
(en)
|
2016-09-27 |
2020-04-21 |
Spin Memory, Inc. |
Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register
|
|
US10818331B2
(en)
|
2016-09-27 |
2020-10-27 |
Spin Memory, Inc. |
Multi-chip module for MRAM devices with levels of dynamic redundancy registers
|
|
US11119936B2
(en)
|
2016-09-27 |
2021-09-14 |
Spin Memory, Inc. |
Error cache system with coarse and fine segments for power optimization
|
|
US10366774B2
(en)
|
2016-09-27 |
2019-07-30 |
Spin Memory, Inc. |
Device with dynamic redundancy registers
|
|
US10437491B2
(en)
|
2016-09-27 |
2019-10-08 |
Spin Memory, Inc. |
Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register
|
|
US10672976B2
(en)
|
2017-02-28 |
2020-06-02 |
Spin Memory, Inc. |
Precessional spin current structure with high in-plane magnetization for MRAM
|
|
US10665777B2
(en)
|
2017-02-28 |
2020-05-26 |
Spin Memory, Inc. |
Precessional spin current structure with non-magnetic insertion layer for MRAM
|
|
US10032978B1
(en)
|
2017-06-27 |
2018-07-24 |
Spin Transfer Technologies, Inc. |
MRAM with reduced stray magnetic fields
|
|
US10529439B2
(en)
|
2017-10-24 |
2020-01-07 |
Spin Memory, Inc. |
On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects
|
|
US10489245B2
(en)
|
2017-10-24 |
2019-11-26 |
Spin Memory, Inc. |
Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them
|
|
US10656994B2
(en)
|
2017-10-24 |
2020-05-19 |
Spin Memory, Inc. |
Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques
|
|
US10481976B2
(en)
|
2017-10-24 |
2019-11-19 |
Spin Memory, Inc. |
Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers
|
|
US10679685B2
(en)
|
2017-12-27 |
2020-06-09 |
Spin Memory, Inc. |
Shared bit line array architecture for magnetoresistive memory
|
|
US10360962B1
(en)
|
2017-12-28 |
2019-07-23 |
Spin Memory, Inc. |
Memory array with individually trimmable sense amplifiers
|
|
US10424726B2
(en)
|
2017-12-28 |
2019-09-24 |
Spin Memory, Inc. |
Process for improving photoresist pillar adhesion during MRAM fabrication
|
|
US10395712B2
(en)
|
2017-12-28 |
2019-08-27 |
Spin Memory, Inc. |
Memory array with horizontal source line and sacrificial bitline per virtual source
|
|
US10516094B2
(en)
|
2017-12-28 |
2019-12-24 |
Spin Memory, Inc. |
Process for creating dense pillars using multiple exposures for MRAM fabrication
|
|
US10395711B2
(en)
|
2017-12-28 |
2019-08-27 |
Spin Memory, Inc. |
Perpendicular source and bit lines for an MRAM array
|
|
US10891997B2
(en)
|
2017-12-28 |
2021-01-12 |
Spin Memory, Inc. |
Memory array with horizontal source line and a virtual source line
|
|
US10811594B2
(en)
|
2017-12-28 |
2020-10-20 |
Spin Memory, Inc. |
Process for hard mask development for MRAM pillar formation using photolithography
|
|
US10236048B1
(en)
|
2017-12-29 |
2019-03-19 |
Spin Memory, Inc. |
AC current write-assist in orthogonal STT-MRAM
|
|
US10840436B2
(en)
|
2017-12-29 |
2020-11-17 |
Spin Memory, Inc. |
Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture
|
|
US10199083B1
(en)
|
2017-12-29 |
2019-02-05 |
Spin Transfer Technologies, Inc. |
Three-terminal MRAM with ac write-assist for low read disturb
|
|
US10840439B2
(en)
|
2017-12-29 |
2020-11-17 |
Spin Memory, Inc. |
Magnetic tunnel junction (MTJ) fabrication methods and systems
|
|
US10886330B2
(en)
|
2017-12-29 |
2021-01-05 |
Spin Memory, Inc. |
Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch
|
|
US10546624B2
(en)
|
2017-12-29 |
2020-01-28 |
Spin Memory, Inc. |
Multi-port random access memory
|
|
US10367139B2
(en)
|
2017-12-29 |
2019-07-30 |
Spin Memory, Inc. |
Methods of manufacturing magnetic tunnel junction devices
|
|
US10784439B2
(en)
|
2017-12-29 |
2020-09-22 |
Spin Memory, Inc. |
Precessional spin current magnetic tunnel junction devices and methods of manufacture
|
|
US10360961B1
(en)
|
2017-12-29 |
2019-07-23 |
Spin Memory, Inc. |
AC current pre-charge write-assist in orthogonal STT-MRAM
|
|
US10424723B2
(en)
|
2017-12-29 |
2019-09-24 |
Spin Memory, Inc. |
Magnetic tunnel junction devices including an optimization layer
|
|
US10270027B1
(en)
|
2017-12-29 |
2019-04-23 |
Spin Memory, Inc. |
Self-generating AC current assist in orthogonal STT-MRAM
|
|
US10236047B1
(en)
|
2017-12-29 |
2019-03-19 |
Spin Memory, Inc. |
Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM
|
|
US10255962B1
(en)
|
2017-12-30 |
2019-04-09 |
Spin Memory, Inc. |
Microwave write-assist in orthogonal STT-MRAM
|
|
US10229724B1
(en)
|
2017-12-30 |
2019-03-12 |
Spin Memory, Inc. |
Microwave write-assist in series-interconnected orthogonal STT-MRAM devices
|
|
US10236439B1
(en)
|
2017-12-30 |
2019-03-19 |
Spin Memory, Inc. |
Switching and stability control for perpendicular magnetic tunnel junction device
|
|
US10339993B1
(en)
|
2017-12-30 |
2019-07-02 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching
|
|
US10141499B1
(en)
|
2017-12-30 |
2018-11-27 |
Spin Transfer Technologies, Inc. |
Perpendicular magnetic tunnel junction device with offset precessional spin current layer
|
|
US10319900B1
(en)
|
2017-12-30 |
2019-06-11 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density
|
|
US10468588B2
(en)
|
2018-01-05 |
2019-11-05 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer
|
|
US10438995B2
(en)
|
2018-01-08 |
2019-10-08 |
Spin Memory, Inc. |
Devices including magnetic tunnel junctions integrated with selectors
|
|
US10438996B2
(en)
|
2018-01-08 |
2019-10-08 |
Spin Memory, Inc. |
Methods of fabricating magnetic tunnel junctions integrated with selectors
|
|
US10388861B1
(en)
|
2018-03-08 |
2019-08-20 |
Spin Memory, Inc. |
Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
|
|
US10446744B2
(en)
|
2018-03-08 |
2019-10-15 |
Spin Memory, Inc. |
Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
|
|
US10784437B2
(en)
|
2018-03-23 |
2020-09-22 |
Spin Memory, Inc. |
Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
|
|
US11107974B2
(en)
|
2018-03-23 |
2021-08-31 |
Spin Memory, Inc. |
Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer
|
|
US20190296228A1
(en)
|
2018-03-23 |
2019-09-26 |
Spin Transfer Technologies, Inc. |
Three-Dimensional Arrays with Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer
|
|
US11107978B2
(en)
|
2018-03-23 |
2021-08-31 |
Spin Memory, Inc. |
Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
|
|
US10411185B1
(en)
|
2018-05-30 |
2019-09-10 |
Spin Memory, Inc. |
Process for creating a high density magnetic tunnel junction array test platform
|
|
US10600478B2
(en)
|
2018-07-06 |
2020-03-24 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
|
|
US10559338B2
(en)
|
2018-07-06 |
2020-02-11 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques
|
|
US10692569B2
(en)
|
2018-07-06 |
2020-06-23 |
Spin Memory, Inc. |
Read-out techniques for multi-bit cells
|
|
US10593396B2
(en)
|
2018-07-06 |
2020-03-17 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
|
|
US10650875B2
(en)
|
2018-08-21 |
2020-05-12 |
Spin Memory, Inc. |
System for a wide temperature range nonvolatile memory
|
|
US10699761B2
(en)
|
2018-09-18 |
2020-06-30 |
Spin Memory, Inc. |
Word line decoder memory architecture
|
|
US10971680B2
(en)
|
2018-10-01 |
2021-04-06 |
Spin Memory, Inc. |
Multi terminal device stack formation methods
|
|
US11621293B2
(en)
|
2018-10-01 |
2023-04-04 |
Integrated Silicon Solution, (Cayman) Inc. |
Multi terminal device stack systems and methods
|
|
US10580827B1
(en)
|
2018-11-16 |
2020-03-03 |
Spin Memory, Inc. |
Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching
|
|
US11107979B2
(en)
|
2018-12-28 |
2021-08-31 |
Spin Memory, Inc. |
Patterned silicide structures and methods of manufacture
|
|
JP7532774B2
(ja)
*
|
2019-12-26 |
2024-08-14 |
株式会社レゾナック |
磁気センサ
|