JP2000311943A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2000311943A JP2000311943A JP11119415A JP11941599A JP2000311943A JP 2000311943 A JP2000311943 A JP 2000311943A JP 11119415 A JP11119415 A JP 11119415A JP 11941599 A JP11941599 A JP 11941599A JP 2000311943 A JP2000311943 A JP 2000311943A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- data
- semiconductor device
- holding circuit
- information holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/76—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in application-specific integrated circuits [ASIC] or field-programmable devices, e.g. field-programmable gate arrays [FPGA] or programmable logic devices [PLD]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11119415A JP2000311943A (ja) | 1999-04-27 | 1999-04-27 | 半導体装置 |
| US09/428,051 US6304100B1 (en) | 1999-04-27 | 1999-10-27 | Programmable semiconductor device providing security of circuit information |
| GB0000096A GB2349491B (en) | 1999-04-27 | 2000-01-05 | Programmable semiconductor device providing security of circuit information |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11119415A JP2000311943A (ja) | 1999-04-27 | 1999-04-27 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000311943A true JP2000311943A (ja) | 2000-11-07 |
| JP2000311943A5 JP2000311943A5 (enExample) | 2006-03-16 |
Family
ID=14760911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11119415A Pending JP2000311943A (ja) | 1999-04-27 | 1999-04-27 | 半導体装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6304100B1 (enExample) |
| JP (1) | JP2000311943A (enExample) |
| GB (1) | GB2349491B (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7206957B2 (en) | 2001-04-26 | 2007-04-17 | Nec Electronics Corporation | Clock distribution circuit |
| JP2008016663A (ja) * | 2006-07-06 | 2008-01-24 | Sharp Corp | 再構成可能な集積回路デバイス |
| JP2010507227A (ja) * | 2006-10-16 | 2010-03-04 | トムソン ライセンシング | フィールド・プログラマブル・ゲート・アレイ(fpga)のトレラントなシステム内プログラミング |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3848069B2 (ja) * | 2000-09-22 | 2006-11-22 | 株式会社東芝 | 半導体記憶装置 |
| KR20010066996A (ko) * | 2000-11-07 | 2001-07-12 | 이광세 | IP-Sec 기반의 VPN을 one-chip화 |
| JP2002289817A (ja) * | 2001-03-27 | 2002-10-04 | Toshiba Corp | 半導体集積回路装置及びその製造方法 |
| US20020168067A1 (en) * | 2001-05-08 | 2002-11-14 | Timofei Kouzminov | Copy protection method and system for a field-programmable gate array |
| JP2003058426A (ja) * | 2001-08-21 | 2003-02-28 | Sony Corp | 集積回路およびその回路構成方法ならびにプログラム |
| US7911869B1 (en) * | 2005-08-05 | 2011-03-22 | National Semiconductor Corporation | Fuse-type memory cells based on irreversible snapback device |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4887239A (en) * | 1985-03-04 | 1989-12-12 | Lattice Semiconductor Corporation | One-time programmable data security system for programmable logic device |
| WO1988000037A1 (en) | 1986-07-08 | 1988-01-14 | New Technologies, Inc. | Hydrotherapy bathtub |
| US4933898A (en) | 1989-01-12 | 1990-06-12 | General Instrument Corporation | Secure integrated circuit chip with conductive shield |
| JPH04114449A (ja) | 1990-09-04 | 1992-04-15 | Fujitsu Ltd | 半導体集積回路装置 |
| US5367207A (en) | 1990-12-04 | 1994-11-22 | Xilinx, Inc. | Structure and method for programming antifuses in an integrated circuit array |
| US5317209A (en) | 1991-08-29 | 1994-05-31 | National Semiconductor Corporation | Dynamic three-state bussing capability in a configurable logic array |
| US5633830A (en) * | 1995-11-08 | 1997-05-27 | Altera Corporation | Random access memory block circuitry for programmable logic array integrated circuit devices |
| JPH05267457A (ja) | 1992-03-24 | 1993-10-15 | Kawasaki Steel Corp | 半導体集積回路 |
| DE69326467T2 (de) | 1992-07-02 | 2000-05-31 | Atmel Corp., San Jose | Unterbrechungsfreies, wahlfreies zugriffspeichersystem. |
| JPH06224300A (ja) | 1993-01-26 | 1994-08-12 | Hitachi Ltd | 半導体集積回路の設計方法および評価用半導体集積回路 |
| US5349249A (en) | 1993-04-07 | 1994-09-20 | Xilinx, Inc. | Programmable logic device having security elements located amongst configuration bit location to prevent unauthorized reading |
| US5689195A (en) * | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
| GB9604496D0 (en) * | 1996-03-01 | 1996-05-01 | Xilinx Inc | Embedded memory for field programmable gate array |
-
1999
- 1999-04-27 JP JP11119415A patent/JP2000311943A/ja active Pending
- 1999-10-27 US US09/428,051 patent/US6304100B1/en not_active Expired - Fee Related
-
2000
- 2000-01-05 GB GB0000096A patent/GB2349491B/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7206957B2 (en) | 2001-04-26 | 2007-04-17 | Nec Electronics Corporation | Clock distribution circuit |
| JP2008016663A (ja) * | 2006-07-06 | 2008-01-24 | Sharp Corp | 再構成可能な集積回路デバイス |
| JP2010507227A (ja) * | 2006-10-16 | 2010-03-04 | トムソン ライセンシング | フィールド・プログラマブル・ゲート・アレイ(fpga)のトレラントなシステム内プログラミング |
Also Published As
| Publication number | Publication date |
|---|---|
| GB0000096D0 (en) | 2000-02-23 |
| GB2349491A (en) | 2000-11-01 |
| US6304100B1 (en) | 2001-10-16 |
| GB2349491B (en) | 2003-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3938308B2 (ja) | プログラマブル論理デバイス | |
| EP1324495B1 (en) | Programmable logic device with ferrroelectric configuration memories | |
| US5402014A (en) | Peripheral port with volatile and non-volatile configuration | |
| US8159259B1 (en) | Self-modifying FPGA for anti-tamper applications | |
| US20200336146A1 (en) | Selectively disabled output | |
| JPH08501402A (ja) | 設計仕様の機密保護を強化されたプログラム可能論理デバイス及びその機密保護方法 | |
| JP2000122931A (ja) | デジタル集積回路 | |
| JP2000311943A (ja) | 半導体装置 | |
| US8896346B1 (en) | Self-modifying FPGA for anti-tamper applications | |
| ITVA20010034A1 (it) | Dispositivo di memoria non volatile a doppia modalita' di funzionamento parallela e seriale con protocollo di comunicazione selezionabile. | |
| US6525557B1 (en) | Method for watermarking a register-based programmable logic device core | |
| US20020144103A1 (en) | Non-volatile alterable default flash memory configuration registers | |
| JP4467587B2 (ja) | プログラマブル論理デバイス | |
| US6460171B1 (en) | Method for designing a processor core in which a cell configured at either one or zero is provided for each bit of the configuration registers of the processor core | |
| JPS61249156A (ja) | 半導体記憶装置 | |
| JP3296184B2 (ja) | 半導体集積回路 | |
| CN100390557C (zh) | 具有嵌入的识别码的集成电路 | |
| US5657444A (en) | Microprocessor with secure programmable read only memory circuit | |
| JP5136969B2 (ja) | 再構成可能な半導体デバイス | |
| JP3389317B2 (ja) | 集積回路のテスト回路 | |
| JP7037528B2 (ja) | 集積回路およびそのテスト方法ならびに電子機器 | |
| JPH10313061A (ja) | 半導体集積回路 | |
| JP2000172573A (ja) | デジタル集積回路 | |
| JPH06208513A (ja) | 記憶装置のデータ保護装置 | |
| JPH05120891A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060126 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060126 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20081219 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081224 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090414 |