JP7037528B2 - 集積回路およびそのテスト方法ならびに電子機器 - Google Patents
集積回路およびそのテスト方法ならびに電子機器 Download PDFInfo
- Publication number
- JP7037528B2 JP7037528B2 JP2019166469A JP2019166469A JP7037528B2 JP 7037528 B2 JP7037528 B2 JP 7037528B2 JP 2019166469 A JP2019166469 A JP 2019166469A JP 2019166469 A JP2019166469 A JP 2019166469A JP 7037528 B2 JP7037528 B2 JP 7037528B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output terminal
- input
- terminal
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31707—Test strategies
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31712—Input or output aspects
- G01R31/31713—Input or output interfaces for test, e.g. test pins, buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1655—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1657—Word-line or row circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
- G11C13/0026—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
- G11C13/0028—Word-line or row circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/027—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in fuses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/32—Serial access; Scan testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/54—Arrangements for designing test circuits, e.g. design for test [DFT] tools
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/80—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using non-linear magnetic devices; using non-linear dielectric devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1737—Controllable logic circuits using multiplexers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
- H03K19/1776—Structural details of configuration resources for memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C2029/3202—Scan chain
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
- G11C2029/3602—Pattern generator
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C29/56004—Pattern generation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
Description
本発明の第1実施形態による集積回路について図面を参照して説明する。この第1実施形態の集積回路はFPGA(Field Programmable Gate Array)であって、図1に示すように、少なくとも1つの基本ブロック(基本タイルとも云う)110を有し、この基本ブロック110は、論理ブロック(LB(Logic Block)とも云う)120と、スイッチブロック(SB(Switches Block)とも云う)130と、を備えている。通常、基本ブロック110は、アレイ状に配列される。
論理ブロック120は、コンフィグレーションメモリ(以下、単にメモリとも云う)122と、ルックアップテーブル回路(以下、LUT(Look Up Table)回路とも云う)124と、マルチプレクサ(選択回路)126と、フィリップフロップ(以下、FFとも云う)127と、マルチプレクサ(選択回路)128と、を備えている。LUT回路124は、他の基本ブロック(例えば図1の左側に位置する基本ブロック)のスイッチブロック130からの入力信号に基づいてメモリ122に記憶されたデータを選択し出力する。このメモリ122に記憶された情報を書き換えることで、LUT回路124に任意の機能を実装することができる。
次に、論理ブロック120の通常モード時の動作およびテストモード時の動作について図1を参照して説明する。
スイッチブロック130は、複数のマルチプレクサ回路(以下、MUX回路ともいう)を含む。スイッチブロック130の一例を図3に示す。このスイッチブロック130は、2個のMUX回路131a、131bを有し、これらのMUX回路131a、131bはそれぞれ、複数の配線1331~13310に接続された複数の入力端子のうち1つの入力端子を選択し、この選択した入力端子を配線1351,1352に接続された出力端子にそれぞれ接続する機能を持つ。このように、スイッチブロック130は出力端子を複数有する。
閾値電圧<VR1-VC1
となる。これにより、スイッチ素子1011への書き込みを行うことができる。それ以外のスイッチ素子の両端子には書き込み防止電圧Vinhibitを与え、書き込みを行う以外のスイッチ素子への誤書込みを防止する。ここで、書き込み防止電圧Vinhibitは、
閾値電圧>VR1-Vinhibit、かつ、
閾値電圧>Vinhibit-VC1
を満たす。なお、図6に示す一具体例では、書き込み防止電圧Vinhibitとして例えば、インバータ回路24i,(i=1,2,3、4)のhigh側の電源電圧Vddが与えられる。
上述したように構成された第1実施形態の集積回路のテスト方法について、図9乃至図12を参照して説明する。図9は、テスト方法の手順を示すフローチャートである。
第2実施形態による電子機器を図12に示す。この第2実施形態の電子機器は、第1実施形態の集積回路を含む回路300と、マイクロプロセッサ(以下、MPU(Micro-Processing Unit)とも云う)320と、メモリ340と、インターフェイス(I/F)360とを備えており、これらの構成要素は、バス線380を介して接続されている。
Claims (6)
- 論理情報を実現する論理回路と、前記論理回路に接続される配線の切り替えを可能にするスイッチ回路と、備えた集積回路であって、
前記論理回路は、
第1メモリと、
前記第1メモリに記憶されたデータを入力信号に基づいて出力する第1出力端子を有するルックアップテーブル回路と、
前記第1出力端子が接続される第1入力端子と、スキャン入力データを受ける第2入力端子と、第2出力端子と、を備え、スキャンイネーブル信号に基づいて前記第1入力端子および前記第2入力端子の一方を選択して前記第2出力端子に接続する第1選択回路と、 前記第2出力端子に接続される第3入力端子と、第3出力端子と、を備えたフリップフロップと、
前記第3出力端子に接続される第4入力端子と、前記第1出力端子に接続される第5入力端子と、第4出力端子と、を備え、イネーブル信号に基づいて前記第4入力端子および前記第5入力端子の一方を選択して前記第4出力端子に接続する第2選択回路と、
を備え、
前記スイッチ回路は、前記第3出力端子および前記第4出力端子からの信号に応じて前記配線の接続の切り替えを行う、集積回路。 - 前記スイッチ回路は1回だけ書き込みが可能な第2メモリを備え、前記第2メモリに記憶されたデータを用いて前記配線の接続の切り替えを行う請求項1記載の集積回路。
- 前記第2メモリは、第1配線と、前記第1配線と交差する第2配線と、前記第1配線と前記第2配線との交差領域に配置され第1端子および第2端子を有するスイッチ素子であって前記第1端子が前記第1配線に接続され、前記第2端子が前記第2配線に接続されたスイッチ素子と、を備えた請求項2記載の集積回路。
- 前記スイッチ素子は、アンチヒューズ素子または抵抗変化素子である請求項3記載の集積回路。
- 請求項1乃至4のいずれかに記載の集積回路がアレイ状に配置され、隣り合う論理回路のうちの一方の論理回路のフリップフロップの第3出力端子が他方の論理回路の第1選択回路の第2入力端子に接続された回路のテスト方法であって、
前記論理回路のルックアップテーブル回路の真理値表と、前記集積回路の配置情報と、を用いて前記ルックアップテーブル回路の論理ゲート化を行うステップと、
前記配置情報を用いてスキャンチェーンを形成するステップと、
前記配置情報に基づいて自動テストパターン生成器からテストパターンを発生するステップと、
前記集積回路のうち前記スキャンチェーンに含まれない集積回路における論理回路のフリップフロップに所定のデータを与える修正されたテストパターンを作成するステップと、
スキャンイネーブル信号を用いて前記集積回路をスキャンモードにするステップと、
スキャン入力データとして前記修正されたテストパターンを用いてテストを行うステップと、
を備えたテスト方法。 - 請求項1乃至4のいずれかに記載の集積回路と、
プログラムを記憶する第3メモリと、
前記第3メモリに記憶されたプログラムにしたがって、前記集積回路に対して処理を実行するプロセッサと、
を備えた電子機器。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019166469A JP7037528B2 (ja) | 2019-09-12 | 2019-09-12 | 集積回路およびそのテスト方法ならびに電子機器 |
US16/816,528 US11115024B2 (en) | 2019-09-12 | 2020-03-12 | Integrated circuit, test method for testing integrated circuit, and electronic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019166469A JP7037528B2 (ja) | 2019-09-12 | 2019-09-12 | 集積回路およびそのテスト方法ならびに電子機器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021044451A JP2021044451A (ja) | 2021-03-18 |
JP7037528B2 true JP7037528B2 (ja) | 2022-03-16 |
Family
ID=74864303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019166469A Active JP7037528B2 (ja) | 2019-09-12 | 2019-09-12 | 集積回路およびそのテスト方法ならびに電子機器 |
Country Status (2)
Country | Link |
---|---|
US (1) | US11115024B2 (ja) |
JP (1) | JP7037528B2 (ja) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003338751A (ja) | 2002-05-21 | 2003-11-28 | Nippon Telegr & Teleph Corp <Ntt> | 再構成可能なハードウエア及びその診断方法 |
US20170373692A1 (en) | 2016-06-23 | 2017-12-28 | Xilinx, Inc. | Circuit for and method of implementing a scan chain in programmable resources of an integrated circuit |
JP2018037783A (ja) | 2016-08-30 | 2018-03-08 | 株式会社東芝 | 集積回路および電子機器 |
JP2018082169A (ja) | 2016-11-18 | 2018-05-24 | ユー‐ブロックス アクチエンゲゼルシャフトU−Blox Ag | 自己テスト可能な集積回路装置及び集積回路を自己テストする方法 |
JP2018537871A (ja) | 2015-10-15 | 2018-12-20 | マンタ | Fpgaのテストおよび構成のためのシステムおよび方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5528600A (en) * | 1991-01-28 | 1996-06-18 | Actel Corporation | Testability circuits for logic arrays |
US5617021A (en) * | 1992-07-23 | 1997-04-01 | Xilinx, Inc. | High speed post-programming net verification method |
US5424655A (en) * | 1994-05-20 | 1995-06-13 | Quicklogic Corporation | Programmable application specific integrated circuit employing antifuses and methods therefor |
US5825201A (en) | 1996-06-21 | 1998-10-20 | Quicklogic Corporation | Programming architecture for a programmable integrated circuit employing antifuses |
US6476636B1 (en) * | 2000-09-02 | 2002-11-05 | Actel Corporation | Tileable field-programmable gate array architecture |
US6470485B1 (en) * | 2000-10-18 | 2002-10-22 | Lattice Semiconductor Corporation | Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device |
US7437635B1 (en) * | 2003-12-30 | 2008-10-14 | Altera Corporation | Testing hard-wired IP interface signals using a soft scan chain |
EP2372379B1 (en) * | 2010-03-26 | 2013-01-23 | Imec | Test access architecture for TSV-based 3D stacked ICS |
WO2013164958A1 (en) * | 2012-05-02 | 2013-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Programmable logic device |
GB2514392B (en) * | 2013-05-22 | 2015-06-17 | Khodor Ahmad Fawaz | Methods for operating and configuring a reconfigurable processor |
US10539617B2 (en) * | 2016-06-02 | 2020-01-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan architecture for interconnect testing in 3D integrated circuits |
-
2019
- 2019-09-12 JP JP2019166469A patent/JP7037528B2/ja active Active
-
2020
- 2020-03-12 US US16/816,528 patent/US11115024B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003338751A (ja) | 2002-05-21 | 2003-11-28 | Nippon Telegr & Teleph Corp <Ntt> | 再構成可能なハードウエア及びその診断方法 |
JP2018537871A (ja) | 2015-10-15 | 2018-12-20 | マンタ | Fpgaのテストおよび構成のためのシステムおよび方法 |
US20170373692A1 (en) | 2016-06-23 | 2017-12-28 | Xilinx, Inc. | Circuit for and method of implementing a scan chain in programmable resources of an integrated circuit |
JP2018037783A (ja) | 2016-08-30 | 2018-03-08 | 株式会社東芝 | 集積回路および電子機器 |
JP2018082169A (ja) | 2016-11-18 | 2018-05-24 | ユー‐ブロックス アクチエンゲゼルシャフトU−Blox Ag | 自己テスト可能な集積回路装置及び集積回路を自己テストする方法 |
Also Published As
Publication number | Publication date |
---|---|
US11115024B2 (en) | 2021-09-07 |
JP2021044451A (ja) | 2021-03-18 |
US20210083672A1 (en) | 2021-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7176713B2 (en) | Integrated circuits with RAM and ROM fabrication options | |
US6800884B1 (en) | Inter-tile buffer system for a field programmable gate array | |
US10347630B2 (en) | Semiconductor chip using logic circuitry including complementary FETs for reverse engineering protection | |
EP1603240A2 (en) | Switch methodology for mask-programmable logic devices | |
US8813013B2 (en) | Partitioning designs to facilitate certification | |
US7426254B2 (en) | Shift register comprising electrical fuse and related method | |
US7932745B2 (en) | Inverting flip-flop for use in field programmable gate arrays | |
JP2012143000A (ja) | プログラマブル・ゲートアレイ部を備えたマスクプログラマブル論理装置 | |
US6774672B1 (en) | Field-programmable gate array architecture | |
US20180062659A1 (en) | Integrated circuit and electronic apparatus | |
US10585143B2 (en) | Flip flop of a digital electronic chip | |
US6334208B1 (en) | Method and apparatus for in-system programming with a status bit | |
US7417918B1 (en) | Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit | |
JP7037528B2 (ja) | 集積回路およびそのテスト方法ならびに電子機器 | |
US20180212607A1 (en) | Integrated circuit and electronic apparatus | |
JP2009507414A (ja) | 半導体集積回路用論理モジュール | |
US8502555B1 (en) | Method of and circuit for preventing the alteration of a stored data value | |
US8327199B1 (en) | Integrated circuit with configurable test pins | |
US7196963B1 (en) | Address isolation for user-defined configuration memory in programmable devices | |
US20150311898A1 (en) | Spare gate cell for integrated circuit | |
US10924117B2 (en) | Method for designing an FPGA | |
US10574214B1 (en) | Circuit for and method of storing data in an integrated circuit device | |
JP3410811B2 (ja) | フィールドプログラマブルゲートアレイ及び半導体集積回路 | |
Palchaudhuri et al. | Testable architecture design for programmable cellular automata on FPGA using run-time dynamically reconfigurable look-up tables | |
Lu et al. | Testing and diagnosis techniques for LUT-based FPGA's |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210312 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220113 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220114 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220120 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220204 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220304 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 7037528 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |