IT999661B - Procedimento di incisione chimica particolarmente per la fabbricazione di circuiti a strato sottile - Google Patents

Procedimento di incisione chimica particolarmente per la fabbricazione di circuiti a strato sottile

Info

Publication number
IT999661B
IT999661B IT70089/73A IT7008973A IT999661B IT 999661 B IT999661 B IT 999661B IT 70089/73 A IT70089/73 A IT 70089/73A IT 7008973 A IT7008973 A IT 7008973A IT 999661 B IT999661 B IT 999661B
Authority
IT
Italy
Prior art keywords
thin layer
manufacturing thin
engraving process
layer circuits
process particularly
Prior art date
Application number
IT70089/73A
Other languages
English (en)
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Application granted granted Critical
Publication of IT999661B publication Critical patent/IT999661B/it

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/07—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process being removed electrolytically
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00—Electrolytic etching or polishing
    • C25F3/02—Etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N97/00—Electric solid-state thin-film or thick-film devices, not otherwise provided for

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Weting (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
IT70089/73A 1972-10-19 1973-10-18 Procedimento di incisione chimica particolarmente per la fabbricazione di circuiti a strato sottile IT999661B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US29885672A 1972-10-19 1972-10-19

Publications (1)

Publication Number Publication Date
IT999661B true IT999661B (it) 1976-03-10

Family

ID=23152265

Family Applications (1)

Application Number Title Priority Date Filing Date
IT70089/73A IT999661B (it) 1972-10-19 1973-10-18 Procedimento di incisione chimica particolarmente per la fabbricazione di circuiti a strato sottile

Country Status (9)

Country Link
US (1) US3798141A (it)
JP (1) JPS4974140A (it)
BE (1) BE806230A (it)
CA (1) CA1026704A (it)
DE (1) DE2351664B2 (it)
FR (1) FR2203890B1 (it)
GB (1) GB1408352A (it)
IT (1) IT999661B (it)
NL (1) NL157062B (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898141A (en) * 1974-02-08 1975-08-05 Bell Telephone Labor Inc Electrolytic oxidation and etching of III-V compound semiconductors
NL7609816A (nl) * 1976-09-03 1978-03-07 Philips Nv Werkwijze voor het vervaardigen van een lichaam voorzien met een goudpatroon en lichaam ver- vaardigd volgens de werkwijze.
US4206028A (en) * 1976-12-14 1980-06-03 Inoue-Japax Research Incorporated Electrochemical polishing system
GB1539309A (en) * 1976-12-14 1979-01-31 Inoue Japax Res Electrochemical polishing
DE3029277C2 (de) * 1980-08-01 1983-10-20 Siemens AG, 1000 Berlin und 8000 München Aufbau von Metallschichten
WO2002030401A2 (en) 2000-10-11 2002-04-18 Microchips, Inc. Microchip reservoir devices and facilitated corrosion of electrodes
AU2002326304A1 (en) 2001-05-31 2002-12-16 Massachusetts Institute Of Technology Microchip devices with improved reservoir opening
US7175752B2 (en) * 2002-05-24 2007-02-13 Federal-Mogul Worldwide, Inc. Method and apparatus for electrochemical machining

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3566358A (en) * 1968-03-19 1971-02-23 Bevier Hasbrouck Integrated multi-computer system

Also Published As

Publication number Publication date
NL157062B (nl) 1978-06-15
NL7314162A (it) 1974-04-23
CA1026704A (en) 1978-02-21
FR2203890A1 (it) 1974-05-17
JPS4974140A (it) 1974-07-17
FR2203890B1 (it) 1976-07-23
US3798141A (en) 1974-03-19
GB1408352A (en) 1975-10-01
DE2351664A1 (de) 1974-05-02
DE2351664B2 (de) 1975-09-18
BE806230A (fr) 1974-02-15

Similar Documents

Publication Publication Date Title
SE435170B (sv) Sett att bilda en metalloxidbeleggning pa ett substrat
IT1015840B (it) Metodo di produzione di circuiti stampati flessibili mediante com posizione adesiva
IT995434B (it) Pellicola goffrata
IT983627B (it) Procedimento per formare sottili strati di tantalio su substrati isolanti
NL7415138A (nl) Werkwijze ter vervaardiging van lagen uit iumcarbide op een siliciumsubstraat.
IT984344B (it) Procedimento per la fabbricazione di dispositivi semiconduttori me diante incisione chimica locale
ZA735831B (en) Process for the manufacture of printed multi-layer circuits
BE805617A (fr) Procede de fabrication d'enduits
CA1019615A (en) Process for hardening photographic layers
IT989028B (it) Procedimento per saldare ad immer sione circuiti elettrici a strato sottile o spesso equipaggiati con condensatori ceramici di piccole dimensioni
BE805250A (fr) Procede de fabrication de platre
IT1058510B (it) Procedimento per fabbricare un condensatore a strato sottile di tantalio
IT999661B (it) Procedimento di incisione chimica particolarmente per la fabbricazione di circuiti a strato sottile
SE386210B (sv) Medtod att markera ett substrat
BE789174A (fr) Procede de fabrication de circuits
YU167273A (en) Process for surface-coating of a substrate
SE412408B (sv) Foerfarande foer anbringande av en vidhaeftande belaeggning av uretanakrylatmaterial pa ett underlag
CA1018838A (en) Process for coating thixotropic layers
IT954427B (it) Metodo per produrre circuiti a pellicola sottile su substrati di allumina ad elevata purezza
IT942744B (it) Procedimento per stabilire contat ti chmici su circuiti a strato sottile
FR2332801A1 (fr) Procede de fabrication de dispositifs semi-conducteurs
IT1002125B (it) Procedimento prr la fabbricazione di circuiti integrati
BE796757A (fr) Procede pour realiser des couches semi-conductrices sur un substrat
FR2283777A1 (fr) Procede de fabrication de lamines
SU428457A1 (it)