IT201900024232A1 - Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore - Google Patents

Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore

Info

Publication number
IT201900024232A1
IT201900024232A1 IT102019000024232A IT201900024232A IT201900024232A1 IT 201900024232 A1 IT201900024232 A1 IT 201900024232A1 IT 102019000024232 A IT102019000024232 A IT 102019000024232A IT 201900024232 A IT201900024232 A IT 201900024232A IT 201900024232 A1 IT201900024232 A1 IT 201900024232A1
Authority
IT
Italy
Prior art keywords
corresponding procedure
semiconductor device
semiconductor devices
manufacturing
manufacturing semiconductor
Prior art date
Application number
IT102019000024232A
Other languages
English (en)
Inventor
Paolo Crema
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT102019000024232A priority Critical patent/IT201900024232A1/it
Publication of IT201900024232A1 publication Critical patent/IT201900024232A1/it

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • H05K3/3426Leaded components characterised by the leads

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
IT102019000024232A 2019-12-17 2019-12-17 Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore IT201900024232A1 (it)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IT102019000024232A IT201900024232A1 (it) 2019-12-17 2019-12-17 Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT102019000024232A IT201900024232A1 (it) 2019-12-17 2019-12-17 Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore

Publications (1)

Publication Number Publication Date
IT201900024232A1 true IT201900024232A1 (it) 2021-06-17

Family

ID=69904115

Family Applications (1)

Application Number Title Priority Date Filing Date
IT102019000024232A IT201900024232A1 (it) 2019-12-17 2019-12-17 Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore

Country Status (1)

Country Link
IT (1) IT201900024232A1 (it)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5563442A (en) * 1993-09-27 1996-10-08 Olin Corporation Leadframe having exposed, solderable outer lead ends
EP1524693A1 (en) * 2003-10-13 2005-04-20 Infineon Technologies AG Leadframe being protected against corrosion

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5563442A (en) * 1993-09-27 1996-10-08 Olin Corporation Leadframe having exposed, solderable outer lead ends
EP1524693A1 (en) * 2003-10-13 2005-04-20 Infineon Technologies AG Leadframe being protected against corrosion

Similar Documents

Publication Publication Date Title
IT201900024292A1 (it) Procedimento per fabbricare dispositivi a semiconduttore e dispositivo a semiconduttore corrispondente
IT201700055987A1 (it) Procedimento per fabbricare dispositivi a semiconduttore e corrispondente prodotto
JP2019004144A5 (ja) 半導体デバイス
IT201700055983A1 (it) Procedimento per produrre dispositivi a semiconduttore, dispositivo a semiconduttore e circuito corrispondenti
JP2017199900A5 (ja) 半導体装置の作製方法
ITUB20160027A1 (it) Procedimento per produrre dispositivi a semiconduttore e corrispondente dispositivo
SG10201905840VA (en) Semiconductor device and manufacturing method thereof
IT201700055942A1 (it) Procedimento per fabbricare dispositivi a semiconduttore, dispositivo e circuito corrispondenti
JPWO2019197946A5 (ja) 半導体装置
SG10201903225WA (en) A semiconductor device
GB2607292B (en) Semiconductor device
TWI799533B (zh) 半導體製造裝置
IT201900022641A1 (it) Procedimento per fabbricare dispositivi a semiconduttore, apparato e dispositivo a semiconduttore corrispondenti
IT201900021702A1 (it) Dispositivo a semiconduttore
SG11202111780XA (en) Semiconductor device manufacturing device and manufacturing method
ITUA20163024A1 (it) Dispositivo a semiconduttore e procedimento di debugging corrispondente
SG11201910866XA (en) Semiconductor device and manufacturing method
TWI800509B (zh) 器件晶片的製造方法
IT201900024232A1 (it) Dispositivo a semiconduttore e corrispondente procedimento per fabbricare dispositivi a semiconduttore
IT201900022632A1 (it) Procedimento per fabbricare dispositivi a semiconduttore e dispositivo a semiconduttore corrispondente
SG10202103461PA (en) Semiconductor device
SG10202100537SA (en) Semiconductor device
SG11202103941PA (en) Semiconductor device manufacturing method
IT201900025009A1 (it) Leadframe per dispositivi a semiconduttore, prodotto a semiconduttore e procedimento corrispondenti
IT201700087201A1 (it) Dispositivo a semiconduttore e corrispondente metodo di fabbricazione di dispositivi a semiconduttore