IT1227245B - Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore - Google Patents

Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore

Info

Publication number
IT1227245B
IT1227245B IT8822123A IT2212388A IT1227245B IT 1227245 B IT1227245 B IT 1227245B IT 8822123 A IT8822123 A IT 8822123A IT 2212388 A IT2212388 A IT 2212388A IT 1227245 B IT1227245 B IT 1227245B
Authority
IT
Italy
Prior art keywords
interconnection
dielectric layer
semiconductor devices
electronic semiconductor
electronic
Prior art date
Application number
IT8822123A
Other languages
English (en)
Other versions
IT8822123A0 (it
Inventor
Fabio Gualandris
Luisa Masini
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to IT8822123A priority Critical patent/IT1227245B/it
Publication of IT8822123A0 publication Critical patent/IT8822123A0/it
Priority to EP89112712A priority patent/EP0360992B1/en
Priority to DE68917840T priority patent/DE68917840T2/de
Priority to US07/385,722 priority patent/US5045504A/en
Priority to JP1252502A priority patent/JP2856326B2/ja
Application granted granted Critical
Publication of IT1227245B publication Critical patent/IT1227245B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312—Organic layers, e.g. photoresist
    • H01L21/3121—Layers comprising organo-silicon compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
IT8822123A 1988-09-29 1988-09-29 Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore IT1227245B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT8822123A IT1227245B (it) 1988-09-29 1988-09-29 Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore
EP89112712A EP0360992B1 (en) 1988-09-29 1989-07-12 A method of making a dielectric layer
DE68917840T DE68917840T2 (de) 1988-09-29 1989-07-12 Verfahren zum Herstellen einer dielektrischen Schicht.
US07/385,722 US5045504A (en) 1988-09-29 1989-07-26 Dielectric layer of first interconnection for electronic semiconductor devices
JP1252502A JP2856326B2 (ja) 1988-09-29 1989-09-29 電子半導体装置用の誘電体層の形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8822123A IT1227245B (it) 1988-09-29 1988-09-29 Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore

Publications (2)

Publication Number Publication Date
IT8822123A0 IT8822123A0 (it) 1988-09-29
IT1227245B true IT1227245B (it) 1991-03-27

Family

ID=11191834

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8822123A IT1227245B (it) 1988-09-29 1988-09-29 Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore

Country Status (5)

Country Link
US (1) US5045504A (it)
EP (1) EP0360992B1 (it)
JP (1) JP2856326B2 (it)
DE (1) DE68917840T2 (it)
IT (1) IT1227245B (it)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0499057A (ja) * 1990-08-07 1992-03-31 Seiko Epson Corp 半導体装置とその製造方法
JP2538722B2 (ja) * 1991-06-20 1996-10-02 株式会社半導体プロセス研究所 半導体装置の製造方法
JP2757782B2 (ja) * 1994-06-30 1998-05-25 日本電気株式会社 半導体装置の製造方法
EP0851463A1 (en) 1996-12-24 1998-07-01 STMicroelectronics S.r.l. Process for realizing an intermediate dielectric layer for enhancing the planarity in semiconductor electronic devices
US7098499B2 (en) * 2004-08-16 2006-08-29 Chih-Hsin Wang Electrically alterable non-volatile memory cell
WO2006029651A1 (en) 2004-09-16 2006-03-23 S.O.I.Tec Silicon On Insulator Technologies Method of manufacturing a silicon dioxide layer
US7439111B2 (en) * 2004-09-29 2008-10-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4506435A (en) * 1981-07-27 1985-03-26 International Business Machines Corporation Method for forming recessed isolated regions
US4571366A (en) * 1982-02-11 1986-02-18 Owens-Illinois, Inc. Process for forming a doped oxide film and doped semiconductor
US4656732A (en) * 1984-09-26 1987-04-14 Texas Instruments Incorporated Integrated circuit fabrication process
US4619839A (en) * 1984-12-12 1986-10-28 Fairchild Camera & Instrument Corp. Method of forming a dielectric layer on a semiconductor device
EP0204631A3 (en) * 1985-06-04 1987-05-20 Fairchild Semiconductor Corporation Semiconductor structures having polysiloxane leveling film
FR2588417B1 (fr) * 1985-10-03 1988-07-29 Bull Sa Procede de formation d'un reseau metallique multicouche d'interconnexion des composants d'un circuit integre de haute densite et circuit integre en resultant
US4753901A (en) * 1985-11-15 1988-06-28 Ncr Corporation Two mask technique for planarized trench oxide isolation of integrated devices
US4775550A (en) * 1986-06-03 1988-10-04 Intel Corporation Surface planarization method for VLSI technology
US4806504A (en) * 1986-09-11 1989-02-21 Fairchild Semiconductor Corporation Planarization method

Also Published As

Publication number Publication date
EP0360992A3 (en) 1990-08-29
EP0360992B1 (en) 1994-08-31
JP2856326B2 (ja) 1999-02-10
JPH02123754A (ja) 1990-05-11
DE68917840T2 (de) 1994-12-22
IT8822123A0 (it) 1988-09-29
US5045504A (en) 1991-09-03
EP0360992A2 (en) 1990-04-04
DE68917840D1 (de) 1994-10-06

Similar Documents

Publication Publication Date Title
KR900010950A (ko) 기판으로부터 전기절연된 반도체막의 제조방법
FR2613536B1 (fr) Substrat pour circuit conducteur multicouche
EP0260857A3 (en) Multilayer wiring substrate
DE69738278D1 (de) Herstellungsverfahren von einem dünnen Halbleiterfilm, der elektronische Anordnungen enthält
DE3855797T2 (de) Integrierte Halbleiterschaltung
EP0243024A3 (en) Metallized semiconductor device including an interface layer
KR890012373A (ko) 반도체장치의 제조방법
KR970006731B1 (en) Method of manufacturing a semiconductor ic device having multilayer interconnection structure
EP0301565A3 (en) Semiconductor device comprising a wiring layer
KR900008628A (ko) 반도체 제조장치
DE69030223T2 (de) Gestapeltes Mehrschichtsubstrat zum Montieren integrierter Schaltungen
IT1171797B (it) Strati di silicio policristallino per dispositivo semiconduttori
IT1227245B (it) Strato dielettrico di prima interconnessione per dispositivi elettronici a semiconduttore
IT1186338B (it) Dispositivo elettronico a semiconduttore per la protezione di circuiti integrati da scariche elettrostatiche e procedimento per la sua fabbricazione
KR900007072A (ko) 반도체장치의 제조방법
GB2248346B (en) Multiple layer semiconductor circuit module
EP0482194A4 (en) Wiring structure of semiconductor chip
NO174410C (no) Pakkeoppbygging for elektroniske kretser
EP0488230A3 (en) Method of manufacturing a semiconductor substrate having a dielectric isolation structure
EP0464837A3 (en) Method of manufacturing semiconductor substrate using semiconductor integrated circuit having dielectric separation structure
EP0415526A3 (en) Semiconductor device having wiring layers
EP0414412A3 (en) Semiconductor integrated circuit device having wiring layers
KR910007121A (ko) 웨이퍼 크기 집적회로의 배선구조
DE68929148D1 (de) Integrierte Halbleiterschaltung
KR960702940A (ko) 반도체 장치 제조 방법(method of manufacturing a semiconductor device with a semiconductor body having a surface provided with a multilayer wiring structure)

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970929