IL208576A - Substrate matrix to decouple tool and process effects - Google Patents

Substrate matrix to decouple tool and process effects

Info

Publication number
IL208576A
IL208576A IL208576A IL20857610A IL208576A IL 208576 A IL208576 A IL 208576A IL 208576 A IL208576 A IL 208576A IL 20857610 A IL20857610 A IL 20857610A IL 208576 A IL208576 A IL 208576A
Authority
IL
Israel
Prior art keywords
parameters
test
test matrix
properties
values
Prior art date
Application number
IL208576A
Other languages
English (en)
Hebrew (he)
Other versions
IL208576A0 (en
Original Assignee
Kla Tencor Technologies
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kla Tencor Technologies filed Critical Kla Tencor Technologies
Publication of IL208576A0 publication Critical patent/IL208576A0/en
Publication of IL208576A publication Critical patent/IL208576A/en

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605—Workpiece metrology
    • G03F7/70616—Monitoring the printed patterns
    • G03F7/70641—Focus
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Program-control systems
    • G05B19/02—Program-control systems electric
    • G05B19/418—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM]
    • G05B19/41845—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM] characterised by system universality, reconfigurability, modularity
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/30—Nc systems
    • G05B2219/32—Operator till task planning
    • G05B2219/32187—Correlation between controlling parameters for influence on quality parameters
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/30—Nc systems
    • G05B2219/36—Nc in input of data, input key till input tape
    • G05B2219/36307—Table with workpiece features and corresponding machining parameters, methods
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Quality & Reliability (AREA)
  • Automation & Control Theory (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Analysing Materials By The Use Of Radiation (AREA)
  • Semiconductor Integrated Circuits (AREA)
IL208576A 2008-05-21 2010-10-07 Substrate matrix to decouple tool and process effects IL208576A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US5489708P 2008-05-21 2008-05-21
PCT/US2009/044594 WO2009143200A2 (en) 2008-05-21 2009-05-20 Substrate matrix to decouple tool and process effects

Publications (2)

Publication Number Publication Date
IL208576A0 IL208576A0 (en) 2010-12-30
IL208576A true IL208576A (en) 2014-12-31

Family

ID=41340835

Family Applications (1)

Application Number Title Priority Date Filing Date
IL208576A IL208576A (en) 2008-05-21 2010-10-07 Substrate matrix to decouple tool and process effects

Country Status (7)

Country Link
US (1) US8142966B2 (enExample)
EP (1) EP2286447A2 (enExample)
JP (3) JP2011521475A (enExample)
KR (1) KR101504504B1 (enExample)
CN (1) CN102037550B (enExample)
IL (1) IL208576A (enExample)
WO (1) WO2009143200A2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9588439B1 (en) * 2010-12-21 2017-03-07 Asml Netherlands B.V. Information matrix creation and calibration test pattern selection based on computational lithography model parameters
JP5864752B2 (ja) * 2011-08-31 2016-02-17 エーエスエムエル ネザーランズ ビー．ブイ． 焦点補正を決定する方法、リソグラフィ処理セル及びデバイス製造方法
JP6122290B2 (ja) 2011-12-22 2017-04-26 三星電子株式会社Ｓａｍｓｕｎｇ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏ．，Ｌｔｄ． 再配線層を有する半導体パッケージ
US9875946B2 (en) * 2013-04-19 2018-01-23 Kla-Tencor Corporation On-device metrology
CN105765461B (zh) 2013-10-02 2018-01-05 Asml荷兰有限公司 用于获得与工业过程有关的诊断信息的方法和设备
US9490182B2 (en) 2013-12-23 2016-11-08 Kla-Tencor Corporation Measurement of multiple patterning parameters
US11170072B2 (en) 2015-04-10 2021-11-09 ASML Netherands B.V. Method and apparatus for inspection and metrology
US10504759B2 (en) 2016-04-04 2019-12-10 Kla-Tencor Corporation Semiconductor metrology with information from multiple processing steps
US9940705B2 (en) * 2016-05-04 2018-04-10 Kla-Tencor Corporation System, method and computer program product for detecting defects in a fabricated target component using consistent modulation for the target and reference components
JP6924261B2 (ja) 2016-10-20 2021-08-25 ケーエルエー コーポレイション パターニングされたウェハの特性評価のためのハイブリッド計量
JP6779173B2 (ja) * 2017-05-18 2020-11-04 株式会社荏原製作所 基板処理装置、プログラムを記録した記録媒体
KR102735498B1 (ko) * 2018-12-31 2024-11-29 에이에스엠엘 네델란즈 비.브이. 프로세스 제어를 위한 인-다이 계측 방법 및 시스템

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03265121A (ja) * 1990-03-15 1991-11-26 Fujitsu Ltd 半導体装置の製造方法
JPH04282820A (ja) * 1991-03-11 1992-10-07 Nippon Telegr & Teleph Corp <Ntt> パタン形成方法
JP3109631B2 (ja) * 1992-12-14 2000-11-20 沖電気工業株式会社 ホトリソグラフィーのパターン検証方法
EP1205806A1 (en) * 2000-11-09 2002-05-15 Semiconductor300 GmbH &amp; Co KG Method for exposing a semiconductor wafer
US6625497B2 (en) * 2000-11-20 2003-09-23 Applied Materials Inc. Semiconductor processing module with integrated feedback/feed forward metrology
JP4158384B2 (ja) * 2001-07-19 2008-10-01 株式会社日立製作所 半導体デバイスの製造工程監視方法及びそのシステム
JP4288694B2 (ja) * 2001-12-20 2009-07-01 株式会社ニコン 基板保持装置、露光装置及びデバイス製造方法
JP2004072000A (ja) * 2002-08-09 2004-03-04 Matsushita Electric Ind Co Ltd 加熱装置
US6915177B2 (en) * 2002-09-30 2005-07-05 Advanced Micro Devices, Inc. Comprehensive integrated lithographic process control system based on product design and yield feedback system
JP2007528114A (ja) * 2003-04-29 2007-10-04 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ ウェハ上のリソグラフィ効果を特性化するシステム及び方法
EP1507172A1 (en) * 2003-08-12 2005-02-16 ASML Netherlands B.V. Lithographic apparatus and apparatus adjustment method
JP2005228978A (ja) * 2004-02-13 2005-08-25 Canon Inc 露光装置及び半導体デバイスの製造方法
US20050185174A1 (en) * 2004-02-23 2005-08-25 Asml Netherlands B.V. Method to determine the value of process parameters based on scatterometry data
JP4361830B2 (ja) * 2004-05-13 2009-11-11 信越化学工業株式会社 レジストパターン寸法の面内分布の評価方法、フォトマスクブランクの製造方法、フォトマスクブランク、及びレジストパターン形成工程の管理方法
JP4527652B2 (ja) * 2004-11-16 2010-08-18 東京エレクトロン株式会社 露光条件設定方法、基板処理装置およびコンピュータプログラム
KR20060055863A (ko) 2004-11-19 2006-05-24 삼성전자주식회사 반도체 집적회로 칩의 구리 패드 구조와 형성 방법 및이를 이용한 적층 패키지
US7239368B2 (en) * 2004-11-29 2007-07-03 Asml Netherlands B.V. Using unflatness information of the substrate table or mask table for decreasing overlay
US7381634B2 (en) 2005-04-13 2008-06-03 Stats Chippac Ltd. Integrated circuit system for bonding
US7747978B2 (en) 2005-08-08 2010-06-29 Asml Netherlands B.V. System and method for creating a focus-exposure model of a lithography process
US7566650B2 (en) 2005-09-23 2009-07-28 Stats Chippac Ltd. Integrated circuit solder bumping system
US7596420B2 (en) * 2006-06-19 2009-09-29 Asml Netherlands B.V. Device manufacturing method and computer program product
US7916284B2 (en) * 2006-07-18 2011-03-29 Asml Netherlands B.V. Inspection method and apparatus, lithographic apparatus, lithographic processing cell and device manufacturing method
DE102006034679A1 (de) 2006-07-24 2008-01-31 Infineon Technologies Ag Halbleitermodul mit Leistungshalbleiterchip und passiven Bauelement sowie Verfahren zur Herstellung desselben

Also Published As

Publication number Publication date
WO2009143200A3 (en) 2010-03-04
WO2009143200A2 (en) 2009-11-26
US8142966B2 (en) 2012-03-27
KR101504504B1 (ko) 2015-03-20
JP2011521475A (ja) 2011-07-21
IL208576A0 (en) 2010-12-30
US20110051116A1 (en) 2011-03-03
KR20110010804A (ko) 2011-02-07
EP2286447A2 (en) 2011-02-23
JP2017201402A (ja) 2017-11-09
CN102037550B (zh) 2012-08-15
CN102037550A (zh) 2011-04-27
JP2015180953A (ja) 2015-10-15

Similar Documents

Publication Publication Date Title
US8142966B2 (en) Substrate matrix to decouple tool and process effects
US6859746B1 (en) Methods of using adaptive sampling techniques based upon categorization of process variations, and system for performing same
KR101723688B1 (ko) 마이크로 브리징 및 러프니스 분석
US8828748B2 (en) Test structures and methods
CN114077166B (zh) 获得光刻工艺关键尺寸摇摆曲线的方法
WO2017144343A1 (en) Method of controlling a patterning process, lithographic apparatus, metrology apparatus lithographic cell and associated computer program
TW201740236A (zh) 用於評估半導體製程的方法和裝置
JP2009075110A (ja) プロセスパラメータを分散に関連づける分散関数を用いた構造のプロファイルパラメータの決定
KR100969636B1 (ko) 통합 계측법 또는 독립형 계측법을 사용하여 웨이퍼균일성을 개선하기 위한 처리 제어
Postnikov et al. Critical dimension control in optical lithography
CN1882883B (zh) 用于表征光刻技术对晶片的影响的系统和方法
Vaid et al. Product-driven material characterization for improved scatterometry time-to-solution
Ham et al. A novel robust diffraction-based metrology concept for measurement and monitoring of critical layers in memory devices
Kuo The root cause of ArF resist CD shrinkage induced by defect inspection
Loi et al. In-line focus-dose monitoring for hyper NA imaging
Klein et al. Error modeling and accuracy breakdown in optical overlay metrology for advanced nodes
Bin et al. Multiple layers’ effects on OCD measurement
US20080073570A1 (en) Method of repeatedly using a control wafer to monitor treatments
US6417912B1 (en) Method and apparatus for controlling optical-parameters in a stepper
Russo et al. Overlay tool comparison for sub-130-nm technologies
Stirton et al. LithoCell-integrated critical dimension metrology
Mileham et al. Chamber distortion control in a high volume manufacturing foundry environment
Vaid et al. Simultaneous measurement of optical properties and geometry of resist using multiple scatterometry gratings
Russo et al. Benchmarking of current generation overlay systems at the 130-nm technology node
Pieczulewski et al. Litho-freeze-litho-etch (LFLE) enabling dual wafer flow coat/develop process and freeze CD tuning bake for> 200wph immersion ArF photolithography double patterning

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
KB Patent renewed