JP2000048052A
(ja)
*
|
1998-07-27 |
2000-02-18 |
Mitsubishi Electric Corp |
レイアウト検証方法とレイアウト検証装置
|
US6693719B1
(en)
*
|
1998-09-16 |
2004-02-17 |
Texas Instruments Incorporated |
Path to trapezoid decomposition of polygons for printing files in a page description language
|
US6288724B1
(en)
*
|
1998-09-16 |
2001-09-11 |
Texas Instruments Incorporated |
Clipping and trapezoid decomposition of polygons for printing files in a page description language
|
US6341366B1
(en)
*
|
1999-01-15 |
2002-01-22 |
Spring Soft Inc. |
Rule-driven method and system for editing physical integrated circuit layouts
|
US6285805B1
(en)
*
|
1999-01-25 |
2001-09-04 |
International Business Machines Corp. |
System and method for finding the distance from a moving query point to the closest point on one or more convex or non-convex shapes
|
JP3822009B2
(ja)
*
|
1999-11-17 |
2006-09-13 |
株式会社東芝 |
自動設計方法、露光用マスクセット、半導体集積回路装置、半導体集積回路装置の製造方法、および自動設計プログラムを記録した記録媒体
|
US6889372B1
(en)
|
2000-07-15 |
2005-05-03 |
Cadence Design Systems Inc. |
Method and apparatus for routing
|
US6898773B1
(en)
|
2002-01-22 |
2005-05-24 |
Cadence Design Systems, Inc. |
Method and apparatus for producing multi-layer topological routes
|
US6826737B2
(en)
*
|
2000-12-06 |
2004-11-30 |
Cadence Design Systems, Inc. |
Recursive partitioning placement method and apparatus
|
US7003754B2
(en)
*
|
2000-12-07 |
2006-02-21 |
Cadence Design Systems, Inc. |
Routing method and apparatus that use of diagonal routes
|
US7055120B2
(en)
*
|
2000-12-06 |
2006-05-30 |
Cadence Design Systems, Inc. |
Method and apparatus for placing circuit modules
|
US6516455B1
(en)
*
|
2000-12-06 |
2003-02-04 |
Cadence Design Systems, Inc. |
Partitioning placement method using diagonal cutlines
|
US6957410B2
(en)
|
2000-12-07 |
2005-10-18 |
Cadence Design Systems, Inc. |
Method and apparatus for adaptively selecting the wiring model for a design region
|
US7024650B2
(en)
*
|
2000-12-06 |
2006-04-04 |
Cadence Design Systems, Inc. |
Method and apparatus for considering diagonal wiring in placement
|
EP1362373A2
(en)
*
|
2000-12-06 |
2003-11-19 |
Simplex Solutions, Inc. |
Method and apparatus for considering diagonal wiring in placement
|
US7080336B2
(en)
*
|
2000-12-06 |
2006-07-18 |
Cadence Design Systems, Inc. |
Method and apparatus for computing placement costs
|
US7073150B2
(en)
|
2000-12-07 |
2006-07-04 |
Cadence Design Systems, Inc. |
Hierarchical routing method and apparatus that use diagonal routes
|
US7096448B2
(en)
*
|
2001-01-19 |
2006-08-22 |
Cadence Design Systems, Inc. |
Method and apparatus for diagonal routing by using several sets of lines
|
US6915501B2
(en)
|
2001-01-19 |
2005-07-05 |
Cadence Design Systems, Inc. |
LP method and apparatus for identifying routes
|
US6957408B1
(en)
|
2002-01-22 |
2005-10-18 |
Cadence Design Systems, Inc. |
Method and apparatus for routing nets in an integrated circuit layout
|
US6882055B1
(en)
|
2001-06-03 |
2005-04-19 |
Cadence Design Systems, Inc. |
Non-rectilinear polygonal vias
|
US6957411B1
(en)
|
2001-06-03 |
2005-10-18 |
Cadence Design Systems, Inc. |
Gridless IC layout and method and apparatus for generating such a layout
|
US6829757B1
(en)
|
2001-06-03 |
2004-12-07 |
Cadence Design Systems, Inc. |
Method and apparatus for generating multi-layer routes
|
US6976238B1
(en)
|
2001-06-03 |
2005-12-13 |
Cadence Design Systems, Inc. |
Circular vias and interconnect-line ends
|
US7069530B1
(en)
|
2001-06-03 |
2006-06-27 |
Cadence Design Systems, Inc. |
Method and apparatus for routing groups of paths
|
US6859916B1
(en)
|
2001-06-03 |
2005-02-22 |
Cadence Design Systems, Inc. |
Polygonal vias
|
US7107564B1
(en)
|
2001-06-03 |
2006-09-12 |
Cadence Design Systems, Inc. |
Method and apparatus for routing a set of nets
|
US6951005B1
(en)
|
2001-06-03 |
2005-09-27 |
Cadence Design Systems, Inc. |
Method and apparatus for selecting a route for a net based on the impact on other nets
|
US6877146B1
(en)
|
2001-06-03 |
2005-04-05 |
Cadence Design Systems, Inc. |
Method and apparatus for routing a set of nets
|
US6895569B1
(en)
|
2001-06-03 |
2005-05-17 |
Candence Design Systems, Inc. |
IC layout with non-quadrilateral Steiner points
|
US7310793B1
(en)
|
2001-06-03 |
2007-12-18 |
Cadence Design Systems, Inc. |
Interconnect lines with non-rectilinear terminations
|
US6795958B2
(en)
|
2001-08-23 |
2004-09-21 |
Cadence Design Systems, Inc. |
Method and apparatus for generating routes for groups of related node configurations
|
US6931616B2
(en)
*
|
2001-08-23 |
2005-08-16 |
Cadence Design Systems, Inc. |
Routing method and apparatus
|
US6877149B2
(en)
|
2001-08-23 |
2005-04-05 |
Cadence Design Systems, Inc. |
Method and apparatus for pre-computing routes
|
US7143382B2
(en)
|
2001-08-23 |
2006-11-28 |
Cadence Design Systems, Inc. |
Method and apparatus for storing routes
|
US7058913B1
(en)
|
2001-09-06 |
2006-06-06 |
Cadence Design Systems, Inc. |
Analytical placement method and apparatus
|
US6629304B1
(en)
*
|
2001-09-19 |
2003-09-30 |
Lsi Logic Corporation |
Cell placement in integrated circuit chips to remove cell overlap, row overflow and optimal placement of dual height cells
|
US7159197B2
(en)
*
|
2001-12-31 |
2007-01-02 |
Synopsys, Inc. |
Shape-based geometry engine to perform smoothing and other layout beautification operations
|
US6938234B1
(en)
|
2002-01-22 |
2005-08-30 |
Cadence Design Systems, Inc. |
Method and apparatus for defining vias
|
US6944841B1
(en)
|
2002-01-22 |
2005-09-13 |
Cadence Design Systems, Inc. |
Method and apparatus for proportionate costing of vias
|
US7089524B1
(en)
|
2002-01-22 |
2006-08-08 |
Cadence Design Systems, Inc. |
Topological vias route wherein the topological via does not have a coordinate within the region
|
US7117468B1
(en)
|
2002-01-22 |
2006-10-03 |
Cadence Design Systems, Inc. |
Layouts with routes with different spacings in different directions on the same layer, and method and apparatus for generating such layouts
|
US6973634B1
(en)
|
2002-01-22 |
2005-12-06 |
Cadence Design Systems, Inc. |
IC layouts with at least one layer that has more than one preferred interconnect direction, and method and apparatus for generating such a layout
|
US7080329B1
(en)
|
2002-01-22 |
2006-07-18 |
Cadence Design Systems, Inc. |
Method and apparatus for identifying optimized via locations
|
US7096449B1
(en)
|
2002-01-22 |
2006-08-22 |
Cadence Design Systems, Inc. |
Layouts with routes with different widths in different directions on the same layer, and method and apparatus for generating such layouts
|
US6892371B1
(en)
|
2002-01-22 |
2005-05-10 |
Cadence Design Systems, Inc. |
Method and apparatus for performing geometric routing
|
US6684380B2
(en)
*
|
2002-04-01 |
2004-01-27 |
International Business Machines Corporation |
Intelligent structure simplification to facilitate package analysis of complex packages
|
US6931615B1
(en)
|
2002-06-04 |
2005-08-16 |
Cadence Design Systems, Inc. |
Method and apparatus for identifying a path between source and target states
|
US7069531B1
(en)
|
2002-07-15 |
2006-06-27 |
Cadence Design Systems, Inc. |
Method and apparatus for identifying a path between source and target states in a space with more than two dimensions
|
US7047512B1
(en)
|
2002-06-04 |
2006-05-16 |
Cadence Design Systems, Inc. |
Method and apparatus for specifying a cost function that represents the estimated distance between an external state and a set of states in a space
|
US7058917B1
(en)
|
2002-06-04 |
2006-06-06 |
Cadence Design Systems, Inc. |
Method and apparatus for specifying a cost function that represents the estimated distance between an external state and a set of states in a space
|
US6892369B2
(en)
*
|
2002-11-18 |
2005-05-10 |
Cadence Design Systems, Inc. |
Method and apparatus for costing routes of nets
|
US6988257B2
(en)
*
|
2002-11-18 |
2006-01-17 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US7171635B2
(en)
*
|
2002-11-18 |
2007-01-30 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US7093221B2
(en)
*
|
2002-11-18 |
2006-08-15 |
Cadence Design Systems, Inc. |
Method and apparatus for identifying a group of routes for a set of nets
|
US7480885B2
(en)
*
|
2002-11-18 |
2009-01-20 |
Cadence Design Systems, Inc. |
Method and apparatus for routing with independent goals on different layers
|
US6996789B2
(en)
*
|
2002-11-18 |
2006-02-07 |
Cadence Design Systems, Inc. |
Method and apparatus for performing an exponential path search
|
US7624367B2
(en)
|
2002-11-18 |
2009-11-24 |
Cadence Design Systems, Inc. |
Method and system for routing
|
US7047513B2
(en)
*
|
2002-11-18 |
2006-05-16 |
Cadence Design Systems, Inc. |
Method and apparatus for searching for a three-dimensional global path
|
US7216308B2
(en)
*
|
2002-11-18 |
2007-05-08 |
Cadence Design Systems, Inc. |
Method and apparatus for solving an optimization problem in an integrated circuit layout
|
US7003752B2
(en)
*
|
2002-11-18 |
2006-02-21 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US7010771B2
(en)
*
|
2002-11-18 |
2006-03-07 |
Cadence Design Systems, Inc. |
Method and apparatus for searching for a global path
|
US7506295B1
(en)
*
|
2002-12-31 |
2009-03-17 |
Cadence Design Systems, Inc. |
Non manhattan floor plan architecture for integrated circuits
|
US7089519B1
(en)
|
2002-12-31 |
2006-08-08 |
Cadence Design System, Inc. |
Method and system for performing placement on non Manhattan semiconductor integrated circuits
|
US7013445B1
(en)
|
2002-12-31 |
2006-03-14 |
Cadence Design Systems, Inc. |
Post processor for optimizing manhattan integrated circuits placements into non manhattan placements
|
US7096445B1
(en)
|
2003-01-14 |
2006-08-22 |
Cadence Design Systems, Inc. |
Non-orthogonal structures and space tiles for layout, placement, and routing of an integrated circuit
|
US7243328B2
(en)
*
|
2003-05-07 |
2007-07-10 |
Cadence Design Systems, Inc. |
Method and apparatus for representing items in a design layout
|
US7100135B2
(en)
*
|
2004-06-18 |
2006-08-29 |
Intel Corporation |
Method and system to evaluate signal line spacing
|
US7191425B1
(en)
*
|
2004-11-18 |
2007-03-13 |
Sun Microsystems, Inc. |
Method and apparatus for inserting extra tracks during library architecture migration
|
JP4817746B2
(ja)
*
|
2005-07-27 |
2011-11-16 |
株式会社東芝 |
半導体装置の設計データ処理方法、そのプログラム、及び半導体装置の製造方法
|
US20070220472A1
(en)
*
|
2006-02-28 |
2007-09-20 |
Inventec Corporation |
Computer aided wave-shaped circuit line drawing method and system
|
JP4637043B2
(ja)
*
|
2006-03-23 |
2011-02-23 |
新光電気工業株式会社 |
自動配線整形方法および自動配線整形装置
|
US8161426B2
(en)
*
|
2009-01-30 |
2012-04-17 |
Synopsys, Inc. |
Method and system for sizing polygons in an integrated circuit (IC) layout
|
US8146025B2
(en)
*
|
2009-07-30 |
2012-03-27 |
United Microelectronics Corp. |
Method for correcting layout pattern using rule checking rectangle
|
JP7119688B2
(ja)
*
|
2018-07-18 |
2022-08-17 |
株式会社ニューフレアテクノロジー |
描画データ生成方法、プログラム、及びマルチ荷電粒子ビーム描画装置
|
US11106850B2
(en)
*
|
2019-09-04 |
2021-08-31 |
International Business Machines Corporation |
Flexible constraint-based logic cell placement
|