US6687865B1
(en)
*
|
1998-03-25 |
2004-02-03 |
On-Chip Technologies, Inc. |
On-chip service processor for test and debug of integrated circuits
|
US6289400B1
(en)
*
|
1998-04-15 |
2001-09-11 |
Infineon Technologies Ag |
Electrical control device with configurable control modules
|
US6202042B1
(en)
*
|
1998-11-09 |
2001-03-13 |
International Business Machines Corporation |
Hardware simulator instrumentation
|
US6195629B1
(en)
*
|
1998-11-09 |
2001-02-27 |
International Business Machines Corporation |
Method and system for selectively disabling simulation model instrumentation
|
US7079490B1
(en)
*
|
1998-12-03 |
2006-07-18 |
Intel Corporation |
Integrated circuit with trace analyzer
|
US6434733B1
(en)
*
|
1999-03-24 |
2002-08-13 |
Synopsys, Inc. |
System and method for high-level test planning for layout
|
US6470478B1
(en)
|
1999-06-29 |
2002-10-22 |
International Business Machines Corporation |
Method and system for counting events within a simulation model
|
US6947882B1
(en)
*
|
1999-09-24 |
2005-09-20 |
Mentor Graphics Corporation |
Regionally time multiplexed emulation system
|
US6263302B1
(en)
*
|
1999-10-29 |
2001-07-17 |
Vast Systems Technology Corporation |
Hardware and software co-simulation including simulating the cache of a target processor
|
US6230114B1
(en)
*
|
1999-10-29 |
2001-05-08 |
Vast Systems Technology Corporation |
Hardware and software co-simulation including executing an analyzed user program
|
US6262594B1
(en)
*
|
1999-11-05 |
2001-07-17 |
Ati International, Srl |
Apparatus and method for configurable use of groups of pads of a system on chip
|
US6823497B2
(en)
|
1999-11-30 |
2004-11-23 |
Synplicity, Inc. |
Method and user interface for debugging an electronic system
|
US7240303B1
(en)
|
1999-11-30 |
2007-07-03 |
Synplicity, Inc. |
Hardware/software co-debugging in a hardware description language
|
US7072818B1
(en)
|
1999-11-30 |
2006-07-04 |
Synplicity, Inc. |
Method and system for debugging an electronic system
|
US7356786B2
(en)
*
|
1999-11-30 |
2008-04-08 |
Synplicity, Inc. |
Method and user interface for debugging an electronic system
|
US7065481B2
(en)
|
1999-11-30 |
2006-06-20 |
Synplicity, Inc. |
Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
|
US6931572B1
(en)
|
1999-11-30 |
2005-08-16 |
Synplicity, Inc. |
Design instrumentation circuitry
|
US6581191B1
(en)
|
1999-11-30 |
2003-06-17 |
Synplicity, Inc. |
Hardware debugging in a hardware description language
|
US6928403B2
(en)
|
2000-03-02 |
2005-08-09 |
Texas Instruments Incorporated |
Automatic detection of connectivity between an emulator and a target device
|
EP1130501B1
(de)
*
|
2000-03-02 |
2009-07-15 |
Texas Instruments Incorporated |
Dynamisch konfigurierbare Debug-Schnittstelle mit gleichzeitiger Verwendung von Fehlerbeseitigung von mehreren Prozessorkernen
|
US6961691B1
(en)
*
|
2000-03-30 |
2005-11-01 |
Mentor Graphics Corporation |
Non-synchronized multiplex data transport across synchronous systems
|
GB2381910B
(en)
*
|
2000-05-11 |
2005-03-02 |
Quickturn Design Systems Inc |
Emulation circuit with a hold time algorithm logic analyzer and shadow memory
|
US6697957B1
(en)
*
|
2000-05-11 |
2004-02-24 |
Quickturn Design Systems, Inc. |
Emulation circuit with a hold time algorithm, logic analyzer and shadow memory
|
US6437713B1
(en)
*
|
2000-10-06 |
2002-08-20 |
Xilinx, Inc. |
Programmable logic device having amplitude and phase modulation communication
|
US7222315B2
(en)
*
|
2000-11-28 |
2007-05-22 |
Synplicity, Inc. |
Hardware-based HDL code coverage and design analysis
|
US6978231B2
(en)
|
2000-12-05 |
2005-12-20 |
Derek Edward Williams |
Embedded hardware description language instrumentation
|
US7039574B1
(en)
*
|
2000-12-29 |
2006-05-02 |
International Business Machines Corporation |
Naming and managing simulation model events
|
US7092864B2
(en)
*
|
2000-12-29 |
2006-08-15 |
International Business Machines Corporation |
Signal override for simulation models
|
US6920418B2
(en)
|
2000-12-30 |
2005-07-19 |
International Business Machines Corporation |
Detecting events within simulation models
|
US6941257B2
(en)
*
|
2000-12-30 |
2005-09-06 |
International Business Machines Corporation |
Hierarchical processing of simulation model events
|
US20020128809A1
(en)
*
|
2000-12-30 |
2002-09-12 |
International Business Machines Corporation |
Randomized simulation model instrumentation
|
US7076595B1
(en)
*
|
2001-05-18 |
2006-07-11 |
Xilinx, Inc. |
Programmable logic device including programmable interface core and central processing unit
|
KR100794916B1
(ko)
*
|
2001-09-14 |
2008-01-14 |
양세양 |
에뮬레이션과 시뮬레이션을 혼용한 점진적 설계 검증을위한 설계검증 장치 및 이를 이용한 설계 검증 방법
|
WO2003032159A2
(en)
*
|
2001-10-11 |
2003-04-17 |
Altera Corporation |
Error detection on programmable logic resources
|
US7035787B2
(en)
|
2001-10-30 |
2006-04-25 |
Mentor Graphics Corporation |
Emulation components and system including distributed routing and configuration of emulation resources
|
US7130788B2
(en)
|
2001-10-30 |
2006-10-31 |
Mentor Graphics Corporation |
Emulation components and system including distributed event monitoring, and testing of an IC design under emulation
|
WO2003038613A1
(en)
*
|
2001-10-30 |
2003-05-08 |
Mentor Graphics Corporation |
Emulating components and system including distributed emulation methods
|
US7305633B2
(en)
*
|
2001-10-30 |
2007-12-04 |
Mentor Graphics Corporation |
Distributed configuration of integrated circuits in an emulation system
|
US7359847B2
(en)
*
|
2001-11-30 |
2008-04-15 |
International Business Machines Corporation |
Tracking converage results in a batch simulation farm network
|
US7827510B1
(en)
|
2002-06-07 |
2010-11-02 |
Synopsys, Inc. |
Enhanced hardware debugging with embedded FPGAS in a hardware description language
|
JP3610978B2
(ja)
*
|
2002-06-13 |
2005-01-19 |
株式会社村田製作所 |
モジュール試験装置
|
KR100423891B1
(ko)
*
|
2002-06-21 |
2004-03-22 |
삼성전자주식회사 |
트레이스 모듈을 구비한 마이크로프로세서
|
US20040078656A1
(en)
*
|
2002-06-26 |
2004-04-22 |
Mike Ryken |
Method of saving/restoring processor state after entering/exiting debug mode
|
US7127695B2
(en)
*
|
2002-07-18 |
2006-10-24 |
Incentia Design Systems Corp. |
Timing based scan chain implementation in an IC design
|
US6973631B2
(en)
*
|
2002-07-18 |
2005-12-06 |
Incentia Design Systems Corp. |
Scan insertion with bypass login in an IC design
|
US7235316B2
(en)
*
|
2002-08-07 |
2007-06-26 |
Mti Microfuel Cells Inc. |
Integrated heat management of electronics and fuel cell power system
|
EP1403652A1
(de)
*
|
2002-09-30 |
2004-03-31 |
Siemens Aktiengesellschaft |
Verfahren und Vorrichtung zur Prüfung der Abbildung/Implementierung eines Modells eines logischen Schaltkreises auf einen/in einem Hardware-Emulator
|
US7440884B2
(en)
*
|
2003-01-23 |
2008-10-21 |
Quickturn Design Systems, Inc. |
Memory rewind and reconstruction for hardware emulator
|
JP2004234530A
(ja)
*
|
2003-01-31 |
2004-08-19 |
Fujitsu Ten Ltd |
マイクロコンピュータのロジック開発装置
|
US20040228411A1
(en)
*
|
2003-05-12 |
2004-11-18 |
Sony Corporation |
Method and system for decoder clock control in presence of jitter
|
US8099273B2
(en)
*
|
2003-06-05 |
2012-01-17 |
Mentor Graphics Corporation |
Compression of emulation trace data
|
US7184946B2
(en)
*
|
2003-06-19 |
2007-02-27 |
Xilinx, Inc. |
Co-simulation via boundary scan interface
|
US6952813B1
(en)
|
2003-07-30 |
2005-10-04 |
Xilinx, Inc. |
Method and apparatus for selecting programmable interconnects to reduce clock skew
|
US20050086042A1
(en)
*
|
2003-10-15 |
2005-04-21 |
Gupta Shiv K. |
Parallel instances of a plurality of systems on chip in hardware emulator verification
|
DE10355187B4
(de)
*
|
2003-11-26 |
2006-05-24 |
Infineon Technologies Ag |
Verfahren und Vorrichtung zur Timinganalyse einer Schaltung
|
US7738399B2
(en)
*
|
2004-06-01 |
2010-06-15 |
Quickturn Design Systems Inc. |
System and method for identifying target systems
|
US7739093B2
(en)
*
|
2004-06-01 |
2010-06-15 |
Quickturn Design System, Inc. |
Method of visualization in processor based emulation system
|
US7412544B2
(en)
|
2004-06-18 |
2008-08-12 |
International Business Machines Corporation |
Reconfigurable USB I/O device persona
|
US7358765B2
(en)
*
|
2005-02-23 |
2008-04-15 |
Cswitch Corporation |
Dedicated logic cells employing configurable logic and dedicated logic functions
|
US7368941B2
(en)
*
|
2005-02-23 |
2008-05-06 |
Cswitch Corporation |
Dedicated logic cells employing sequential logic and control logic functions
|
US7353162B2
(en)
*
|
2005-02-11 |
2008-04-01 |
S2C, Inc. |
Scalable reconfigurable prototyping system and method
|
US8205186B1
(en)
|
2005-04-11 |
2012-06-19 |
Synopsys, Inc. |
Incremental modification of instrumentation logic
|
US20060247909A1
(en)
*
|
2005-04-27 |
2006-11-02 |
Desai Madhav P |
System and method for emulating a logic circuit design using programmable logic devices
|
US7751436B2
(en)
*
|
2005-05-24 |
2010-07-06 |
Sony Corporation |
System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video
|
JP2007026170A
(ja)
*
|
2005-07-19 |
2007-02-01 |
Matsushita Electric Ind Co Ltd |
半導体集積回路の自動レイアウト方法、自動レイアウトプログラム、および自動レイアウト装置
|
US7523297B1
(en)
*
|
2005-09-16 |
2009-04-21 |
Sun Microsystems, Inc. |
Shadow scan decoder
|
US7600168B2
(en)
*
|
2005-12-26 |
2009-10-06 |
Prolific Technology Inc. |
Apparatus with programmable scan chains for multiple chip modules and method for programming the same
|
US7739552B2
(en)
*
|
2006-02-17 |
2010-06-15 |
Lanning Eric J |
Tapping a memory card
|
WO2007096376A1
(en)
*
|
2006-02-21 |
2007-08-30 |
Mentor Graphics Corporation |
Communication scheme between programmable sub-cores in an emulation environment
|
US7555424B2
(en)
|
2006-03-16 |
2009-06-30 |
Quickturn Design Systems, Inc. |
Method and apparatus for rewinding emulated memory circuits
|
KR101282963B1
(ko)
*
|
2006-05-12 |
2013-07-08 |
삼성전자주식회사 |
에뮬레이션 시스템 및 그 방법
|
US7725304B1
(en)
*
|
2006-05-22 |
2010-05-25 |
Cadence Design Systems, Inc. |
Method and apparatus for coupling data between discrete processor based emulation integrated chips
|
CN100410887C
(zh)
*
|
2006-09-18 |
2008-08-13 |
中国航天时代电子公司第七七一研究所 |
基于信号类别的分布式仿真测试系统体系的构建方法
|
US7606698B1
(en)
*
|
2006-09-26 |
2009-10-20 |
Cadence Design Systems, Inc. |
Method and apparatus for sharing data between discrete clusters of processors
|
US7904288B1
(en)
*
|
2006-11-06 |
2011-03-08 |
Cadence Design Systems, Inc. |
Hardware emulator having a variable input emulation group
|
US20080148214A1
(en)
*
|
2006-12-15 |
2008-06-19 |
Yancey Jerry W |
Method and system for configuring FPGAs from VHDL code with reduced delay from large multiplexers
|
US8234624B2
(en)
|
2007-01-25 |
2012-07-31 |
International Business Machines Corporation |
System and method for developing embedded software in-situ
|
US8296121B2
(en)
*
|
2007-04-25 |
2012-10-23 |
Cadence Design Systems, Inc. |
Method and apparatus for controlling power in an emulation system
|
US7904859B2
(en)
*
|
2007-05-09 |
2011-03-08 |
Synopsys, Inc. |
Method and apparatus for determining a phase relationship between asynchronous clock signals
|
US8756557B2
(en)
*
|
2007-05-09 |
2014-06-17 |
Synopsys, Inc. |
Techniques for use with automated circuit design and simulations
|
US7930165B2
(en)
*
|
2008-02-07 |
2011-04-19 |
Accemic Gmbh & Co. Kg |
Procedure and device for emulating a programmable unit providing system integrity control
|
US20090259457A1
(en)
*
|
2008-04-14 |
2009-10-15 |
Mentor Graphics Corporaton |
Trace Routing Network
|
KR101524828B1
(ko)
*
|
2008-04-23 |
2015-06-02 |
삼성전자주식회사 |
에뮬레이션 시스템 및 그 구동 방법
|
US8327198B2
(en)
*
|
2009-08-14 |
2012-12-04 |
Intel Corporation |
On-die logic analyzer for semiconductor die
|
US9170901B2
(en)
|
2009-08-18 |
2015-10-27 |
Lexmark International, Inc. |
System and method for analyzing an electronics device including a logic analyzer
|
US8745447B2
(en)
*
|
2009-08-18 |
2014-06-03 |
Lexmark International, Inc. |
System and method for analyzing an electronics device including a logic analyzer
|
US8473887B2
(en)
*
|
2011-03-16 |
2013-06-25 |
Oracle America, Inc. |
Event scheduler for an electrical circuit design to account for hold time violations
|
CN102957424B
(zh)
*
|
2011-08-22 |
2016-08-24 |
上海华虹集成电路有限责任公司 |
用于ISO14443 TypeA协议的凹槽信号恢复电路
|
US8595683B1
(en)
|
2012-04-12 |
2013-11-26 |
Cadence Design Systems, Inc. |
Generating user clocks for a prototyping environment
|
FR2991476B1
(fr)
*
|
2012-06-01 |
2022-04-22 |
Flexras Tech |
Prototypage multi-fpga d'un circuit asic
|
US9405877B1
(en)
|
2014-12-22 |
2016-08-02 |
Cadence Design Systems, Inc. |
System and method of fast phase aligned local generation of clocks on multiple FPGA system
|
US9495492B1
(en)
|
2015-01-05 |
2016-11-15 |
Cadence Design Systems, Inc. |
Implementing synchronous triggers for waveform capture in an FPGA prototyping system
|
US9294094B1
(en)
|
2015-01-08 |
2016-03-22 |
Cadence Design Systems, Inc. |
Method and apparatus for fast low skew phase generation for multiplexing signals on a multi-FPGA prototyping system
|
US10116557B2
(en)
*
|
2015-05-22 |
2018-10-30 |
Gray Research LLC |
Directional two-dimensional router and interconnection network for field programmable gate arrays, and other circuits and applications of the router and network
|
US10860763B1
(en)
|
2015-09-24 |
2020-12-08 |
Cadence Design Systems, Inc. |
Data routing and multiplexing architecture to support serial links and advanced relocation of emulation models
|
US9910810B1
(en)
*
|
2015-10-23 |
2018-03-06 |
Cadence Design Systems, Inc. |
Multiphase I/O for processor-based emulation system
|
US10068041B2
(en)
|
2016-02-01 |
2018-09-04 |
King Fahd University Of Petroleum And Minerals |
Multi-core compact executable trace processor
|
US10587534B2
(en)
|
2017-04-04 |
2020-03-10 |
Gray Research LLC |
Composing cores and FPGAS at massive scale with directional, two dimensional routers and interconnection networks
|
US10841246B2
(en)
|
2017-08-30 |
2020-11-17 |
Arista Networks, Inc. |
Distributed core switching with orthogonal fabric card and line cards
|
TWI665870B
(zh)
*
|
2018-02-01 |
2019-07-11 |
緯穎科技服務股份有限公司 |
電子系統及信號切換電路
|
US10922203B1
(en)
*
|
2018-09-21 |
2021-02-16 |
Nvidia Corporation |
Fault injection architecture for resilient GPU computing
|
US11573883B1
(en)
*
|
2018-12-13 |
2023-02-07 |
Cadence Design Systems, Inc. |
Systems and methods for enhanced compression of trace data in an emulation system
|
US20200195586A1
(en)
*
|
2018-12-18 |
2020-06-18 |
Arista Networks, Inc. |
Network devices with multiple switch cards
|
US10986423B2
(en)
|
2019-04-11 |
2021-04-20 |
Arista Networks, Inc. |
Network device with compact chassis
|
TWI698088B
(zh)
*
|
2019-08-22 |
2020-07-01 |
瑞昱半導體股份有限公司 |
應用於多個操作模式的電路
|
US10902175B1
(en)
|
2019-09-11 |
2021-01-26 |
International Business Machines Corporation |
Cross-hierarchical block pin placement
|
US11266007B2
(en)
|
2019-09-18 |
2022-03-01 |
Arista Networks, Inc. |
Linecard system using riser printed circuit boards (PCBS)
|
KR102319160B1
(ko)
*
|
2020-07-14 |
2021-11-01 |
주식회사 엑시콘 |
반도체 디바이스 테스트 시스템
|
KR102471771B1
(ko)
*
|
2020-11-20 |
2022-11-29 |
주식회사 에스디에이 |
고속 신호 특성 검증을 위한 지능형 프로브 카드
|